Debug Interface Unit for Independent Trace Data Output

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Modern Systems On Chip (SoCs) face challenges in debugging due to the high volume of trace data generated at Gigahertz frequencies, making it difficult to move and analyze this data without affecting the operation of the processing apparatus.

Innovation Solution

A data processing apparatus with debug circuitry and an interface unit that allows trace elements to be output onto a communication bus, such as USB, independently of the processing circuitry, enabling real-time data transfer without halting the operation of the SoC, using bus circuitry to connect devices and control data interchange with a single processing system.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Ease of operation

If the processing circuitry controls data interchange over the communication bus, then the debug circuitry can access the bus, but the operation of the processing circuitry is affected and cannot continue independently

Engineering Contradiction:
Improvedebug accessVSAvoidprocessing continuity
Core Design Contradiction:
Ease of operationVSReliability

Solution Approach 1:

The system is divided into two independent processing systems: the processing circuitry and the interface unit. Each has its own controller capable of independently controlling data interchange over the communication bus. This segmentation allows the debug circuitry to access the bus through the interface unit without affecting the processing circuitry's operation.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The interface unit acts as an intermediary between the debug circuitry and the communication bus. It has its own controller that can independently manage bus access, allowing debug operations to proceed without interfering with the processing circuitry's independent operation.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Productivity

If trace data is output over the communication bus, then real-time debugging is enabled, but additional circuitry and memory are required

Engineering Contradiction:
Improvedebugging efficiencyVSAvoidcircuitry requirements
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The interface unit is designed to be a multi-functional component that can operate as a standalone processing system. It can control data interchange over the communication bus independently, allowing trace data output without requiring additional dedicated circuitry for debug functions.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The interface unit is self-sufficient with its own controller, eliminating the need for the processing circuitry to provide debug support functions. This self-service capability reduces the burden on the main processing system and minimizes additional circuitry requirements.

Inventive Principle:
Principle #25Self-service

Data Source

PatentUS8826081B2Data processing apparatus and related methods of debugging processing circuitry
Publication Date: 2014.09.02 SIEMENS INDUSTRY SOFTWARE INC
  • US8826081B2 patent drawing
  • US8826081B2 patent drawing
  • US8826081B2 patent drawing

AI summary

A data processing apparatus having processing circuitry and debug circuitry is debugged by operating the processing circuitry to generate data. The debug circuitry is employed to generate trace elements indicative of the operation of the processing circuitry. Trace elements are caused to be output from the data processing apparatus over a communication bus capable of connecting a plurality of devices. The communication bus is controlled by a protocol for data interchange requiring data interchange from any device on the communication bus to be controlled by a single processing system. The passing of the trace elements onto the communication bus is controlled using an interface unit of the debug circuitry. The interface unit comprises a controller arranged to allow each of the interface unit and processing circuitry to be separate processing systems which can each independently control data interchange from the data processing apparatus.