Decimated Phase Detector Circuit for Jitter Filtering

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Bang-bang phase detectors in analog clock data recovery (CDR) systems face challenges such as low bandwidth requirements for filtering jitter due to inter-symbol interference, leading to sensitivity issues with charge pump mismatch and non-idealities, especially at high frequencies, and existing decimation methods often discard information, reducing fidelity.

Innovation Solution

A decimated phase detector circuit using rolling counters to increment UP and DOWN states from the bang-bang phase detector, with a charge pump integrating the decimated signals to provide a control voltage to the voltage-controlled oscillator, allowing for accurate decimation without power or space inefficiencies.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If the loop bandwidth is reduced to filter jitter due to inter-symbol interference, then jitter filtering is improved, but the charge pump becomes sensitive to mismatch and charge injection non-idealities

Engineering Contradiction:
Improvejitter filteringVSAvoidcharge pump accuracy
Core Design Contradiction:
ReliabilityVSMeasurement precision

Solution Approach 1:

The patent segments the charge pump operation into multiple discrete steps within each phase detector cycle. Instead of a single continuous charge transfer, the charge pump performs multiple smaller charge transfers (e.g., 4 steps per cycle), where each step transfers a fraction of the total charge. This segmentation reduces the impact of mismatch and charge injection non-idealities in any single step, as the errors average out over multiple steps while still achieving the required jitter filtering through the integrated effect.

Inventive Principle:
Principle #1Segmentation

2Productivity

If the charge pump current is reduced to allow higher loop bandwidth, then bandwidth is improved, but charge injection overwhelms the current

Engineering Contradiction:
Improveloop bandwidthVSAvoidcharge pump operation
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The patent implements periodic action by dividing the charge pump operation into multiple periodic steps within each phase detector cycle. The charge pump operates in a rhythmic sequence of discrete charge transfer steps rather than continuous operation. This periodic multi-step approach allows the system to achieve higher effective bandwidth by distributing the charge transfer over time while maintaining reliable operation, as each periodic step uses small current levels that don't overwhelm charge injection effects.

Inventive Principle:
Principle #19Periodic action

3Use of energy by moving object

If decimation is applied to reduce power consumption, then power efficiency is improved, but information fidelity is lost

Engineering Contradiction:
Improvepower consumptionVSAvoidphase detector output fidelity
Core Design Contradiction:
Use of energy by moving objectVSLoss of information

Solution Approach 1:

The patent merges multiple phase detector output cycles into a single integrated control signal for the voltage-controlled oscillator. By accumulating phase error information from multiple BBPD cycles and integrating the decimated UP/DOWN signals, the system combines the information content of multiple measurements into one comprehensive control action. This merging approach maintains information fidelity despite reduced signal frequency, as the integrated result preserves the cumulative phase alignment information that would otherwise be lost through simple decimation.

Inventive Principle:
Principle #5Merging (Combining)

Data Source

PatentUS20190280591A1Average and decimate operations for bang-bang phase detectors
Publication Date: 2019.09.12 SAMSUNG DISPLAY CO LTD
  • US20190280591A1 patent drawing
  • US20190280591A1 patent drawing
  • US20190280591A1 patent drawing

AI summary

A system and method for a decimated phase detector circuit includes a bang bang phase detector (BBFD), an UP rolling counter connected to an UP output of the BBFD, and a DOWN rolling counter connected to a DOWN output of the BBFD. A charge pump is connected to the UP rolling counter and the DOWN rolling counter and is configured to receive a decimated UP signal from the UP rolling counter and a decimated DOWN signal from the DOWN rolling counter. The charge pump is further configured to provide a control voltage according to the received decimated UP signals and decimated DOWN signals.