Decoupled Packet Data Processing Rates Switch Architecture
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
High-speed data networks face significant power consumption challenges due to the need for high bandwidth and thermal management in data center switches, with existing technologies unable to effectively reduce power consumption while maintaining performance.
Innovation Solution
A switch architecture that decouples packet and data processing rates by implementing different processing domains with adjustable clock speeds and scheduling mechanisms, allowing for lower power consumption without compromising performance.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If packet processing is performed at high speed to maintain network performance, then processing speed is improved, but power consumption increases significantly
Solution Approach 1:
The patent segments the packet processing pipeline into multiple domains (parsing domain, forwarding domain, packet assembly domain, packet dispatching domain) that can operate at different processing rates. This allows the system to maintain high throughput by having faster domains process packets quickly while slower domains operate at reduced speeds, thereby reducing overall power consumption while preserving network performance.
Solution Approach 2:
The patent implements dynamic rate adjustment for different processing domains based on actual traffic conditions and processing requirements. Each domain can independently adjust its processing rate, allowing the system to optimize the balance between processing speed and power consumption in real-time without compromising overall network performance.
2Use of energy by moving object
If processing domains operate at different rates to reduce power consumption, then power savings are achieved, but system complexity increases
Solution Approach 1:
The patent employs a universal scheduling mechanism that manages multiple processing domains operating at different rates. This scheduling system handles rate adjustment, synchronization, and resource allocation across all domains, which simplifies the overall system architecture by providing a unified approach to managing complexity rather than requiring separate control mechanisms for each domain.
Data Source
AI summary
Continuing to integrate more aggregate bandwidth and higher radix into switch devices is an economic imperative because it creates value both for the supplier and customer in large data center environments which are an increasingly important part of the marketplace. While new silicon processes continue to shrink transistor and other chip feature dimensions, process technology cannot be relied upon as a key driver of power reduction. Transitioning from 28 nm to 16 nm is a special case where FinFET provides additional power scaling, but subsequent FinFET nodes are not expected to deliver as substantial of power reductions to meet the desired increases in integration. The disclosed switch architecture attacks the power consumption problem by controlling the rate at which power-consuming activities occur.