Defect-Sensitive Code Selection for ADC and DAC Testing

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Traditional pre-silicon verification and post-silicon testing of analog-to-digital converters (ADCs) and digital-to-analog converters (DACs) are time-consuming and complex, requiring exhaustive testing of all possible code sets, which can be impractical and inefficient.

Innovation Solution

The method involves injecting simulated faults into a pre-silicon model of the device under test (DUT) and selectively storing digital codes or analog values based on output differences exceeding a predetermined threshold, thereby identifying a subset of defect-sensitive codes for reduced post-silicon testing.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If exhaustive testing of all possible code sets is performed, then defect coverage is maximized, but testing time and complexity increase significantly

Engineering Contradiction:
Improvedefect coverageVSAvoidtesting time
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The patent applies preliminary action by performing pre-silicon verification to identify defect-sensitive codes before actual post-silicon testing. During pre-silicon verification, simulated faults are injected into the design model and codes that detect these faults are identified and stored. This preliminary identification allows the post-silicon testing to focus only on these critical codes rather than exhaustively testing all possible codes, thereby reducing testing time while maintaining high defect coverage.

Inventive Principle:
Principle #10Preliminary action

2Reliability

If exhaustive testing of all possible code sets is performed, then defect coverage is maximized, but device complexity and resource requirements increase

Engineering Contradiction:
Improvedefect coverageVSAvoidtesting complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent applies the taking out principle by extracting only the defect-sensitive codes from the complete set of possible codes. During pre-silicon verification, the system injects simulated faults and identifies which specific codes detect these faults. Only these extracted defect-sensitive codes are then used for post-silicon testing, eliminating the need to test non-critical codes and thereby reducing testing complexity and resource requirements while maintaining comprehensive defect coverage.

Inventive Principle:
Principle #2Taking out (Extraction)

3Measurement precision

If repeat conversions are performed multiple times per range, then measurement precision is improved, but testing time increases proportionally

Engineering Contradiction:
Improveresolution accuracyVSAvoidtesting time
Core Design Contradiction:
Measurement precisionVSLoss of time

Solution Approach 1:

The patent applies partial action by performing repeat conversions only for the identified defect-sensitive codes rather than for all possible codes. The system determines an appropriate number of repeats R for the critical codes to achieve necessary measurement precision and resolution accuracy, while avoiding unnecessary repeats for non-critical codes. This selective approach maintains measurement precision for defect detection while significantly reducing overall testing time.

Inventive Principle:
Principle #16Partial or excessive action

Data Source

PatentUS12313681B2Identifying defect sensitive codes for testing devices with input or output code
Publication Date: 2025.05.27 TEXAS INSTRUMENTS INC
  • US12313681B2 patent drawing
  • US12313681B2 patent drawing
  • US12313681B2 patent drawing

AI summary

In one embodiment, a method of operating a computational system to evaluate a device under test, where the device under test is operable to receive a digital code input and output in response a corresponding output. The method injects a plurality of simulated faults into a pre-silicon model of the device under test. For each injected simulated fault, the method inputs a plurality of digital codes to the model. For each input digital code, the method selectively stores the input digital code if a difference, between a corresponding output for the input digital code and a no-fault output for the input, exceeds a predetermined threshold value.