Delay-Chain Power-Up Initialization for Process-Independent Startup

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Traditional power-up initialization circuits are prone to process variation, leading to failure in achieving a predictable state during chip initialization and requiring re-optimization when ported to new technology nodes.

Innovation Solution

A power-up initialization circuit utilizing a delay chain circuit and a signal generator circuit to generate a power-up initialization signal with a self-shut-off pulse, independent of process variations, by applying a predetermined delay to the power supply voltage.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If traditional power-up initialization circuits are used, then the circuit can be implemented with simple structure, but the circuit is prone to process variation and requires re-optimization for new technology nodes

Engineering Contradiction:
Improveadaptability to different technology nodesVSAvoidcircuit structure complexity
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The patent introduces a delay chain circuit that applies a predetermined delay to the power-up signal. This delay parameter is carefully designed to compensate for process variations across different technology nodes, ensuring the initialization signal arrives at the correct time regardless of manufacturing variations. The delay amount is set based on worst-case timing analysis to guarantee proper initialization across all process corners.

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

The circuit performs preliminary delay processing on the power-up signal before it reaches the initialization logic. By pre-delaying the signal through the delay chain circuit, the system ensures that subsequent logic elements are properly synchronized and initialized before they begin normal operation, preventing race conditions and ensuring predictable startup behavior across all technology nodes.

Inventive Principle:
Principle #10Preliminary action

2Reliability

If traditional power-up initialization circuits are used, then the circuit can operate with simple timing control, but the initialization function may fail due to process variation

Engineering Contradiction:
Improvepower-up initialization reliabilityVSAvoidinitialization timing control
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The delay chain circuit acts as an intermediary element between the power-up signal source and the initialization logic. This intermediary component provides a controlled, predictable delay that isolates the initialization logic from direct process variations in the power-up signal timing, ensuring reliable initialization regardless of manufacturing variations.

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The circuit incorporates a delay buffer that provides a time cushion before the initialization signal reaches its destination. This beforehand delay ensures that even if process variations cause timing shifts, the signal will still arrive within the required time window, providing a margin of safety against timing failures.

Inventive Principle:
Principle #11Beforehand cushioning (Prior cushioning)

Data Source

PatentUS12483237B2Power-up initialization circuit
Publication Date: 2025.11.25 MEDIATEK INC
  • US12483237B2 patent drawing
  • US12483237B2 patent drawing
  • US12483237B2 patent drawing

AI summary

A power-up initialization circuit includes a delay chain circuit and a signal generator circuit. The delay chain circuit receives a power supply voltage, and applies a predetermined delay amount to the power supply voltage for generating a delayed output voltage. The signal generator circuit receives the delayed output voltage from the delay chain circuit, and generates and outputs at least one power-up initialization signal in response to the delayed output voltage.