Delay Compensation Circuits for Differential Signal Path Mismatch

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Electronic circuits face challenges in maintaining signal synchronization due to delay mismatches caused by length differences in metal traces on printed circuit boards, which affect the quality of differential signals and signal-to-noise ratio.

Innovation Solution

A circuit and method that utilize controllable delay elements and ring oscillators to sense and compensate for delay mismatches by adjusting delays in signal paths, ensuring that the difference in delays between paths matches the mismatch, thereby synchronizing signals across paths.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If metal traces of different lengths are used to connect circuitry to electrical connectors, then routing flexibility and device layout are improved, but delay mismatch between signal paths increases

Engineering Contradiction:
Improverouting flexibilityVSAvoiddelay mismatch
Core Design Contradiction:
Adaptability or versatilityVSManufacturing precision

Solution Approach 1:

The patent introduces controllable delay elements that can dynamically adjust the delay parameter of signal paths. By changing the delay parameter through controlled adjustment of delay elements (such as variable capacitors or delay circuits), the system compensates for the delay mismatch caused by different metal trace lengths, thereby maintaining signal synchronization while preserving routing flexibility.

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

The patent employs feedback mechanisms where the delay characteristics of signal paths are measured and used to control the adjustment of delay elements. The control circuitry receives feedback about the actual delay in each signal path and automatically adjusts the delay elements to equalize delays, resolving the mismatch without requiring precise manual calibration during manufacturing.

Inventive Principle:
Principle #23Feedback

2Reliability

If delay elements are added to compensate for delay mismatch, then signal synchronization is improved, but circuit complexity increases

Engineering Contradiction:
Improvesignal synchronizationVSAvoidcircuit complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent designs delay elements that serve multiple functions: they provide delay adjustment for synchronization, can be integrated into existing signal path structures, and may serve both compensation and normal signal transmission purposes. This multi-functionality reduces the need for separate compensation circuits, thereby limiting the increase in overall circuit complexity while maintaining synchronization reliability.

Inventive Principle:
Principle #6Universality (Multi-functionality)

3Manufacturing precision

If controllable delay elements are used to adjust signal path delays, then delay mismatch compensation is improved, but manufacturing cost increases

Engineering Contradiction:
Improvedelay mismatch compensationVSAvoidmanufacturing cost
Core Design Contradiction:
Manufacturing precisionVSEase of manufacture

Solution Approach 1:

The patent utilizes delay elements that can be implemented using standard, cost-effective semiconductor components such as variable capacitors, resistors, or simple logic circuits that are already part of conventional manufacturing processes. These elements provide precise delay control without requiring expensive specialized components or additional manufacturing steps, thereby maintaining ease of manufacture while achieving accurate delay mismatch compensation.

Inventive Principle:
Principle #27Cheap short-living objects (Disposable)

Data Source

PatentEP3337038B1Circuits for delay mismatch compensation and related methods
Publication Date: 2021.06.16 MEDIATEK INC
  • EP3337038B1 patent drawingFigure 1
  • EP3337038B1 patent drawingFigure 2A
  • EP3337038B1 patent drawingFigure 2B

AI summary

Circuits and methods for delay mismatch compensation are described. A circuit may comprise multiple data paths (204, 206, 214, 216) between a signal source, such as a driver (Inp, Inn), and a load (220). The paths may have different lengths, thus causing delay mismatches. An exemplary circuit (300) of the type described herein may comprise delay elements (209, 211) and at least one feedback circuit (302) designed to compensate for such delay mismatches. The circuit may operate in different phases, such as a compensation phase and a driving phase. In the compensation phase, rings oscillators including delay elements and the at least one feedback circuit may be formed. In this phase the delay may be adjusted to compensate for mismatches. In the driving phase, the signal source may be connected to the load (220).