Programmable Delay Read Data Strobe Gating with Voltage and Temperature Compensation

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current solutions for programmable delay read data strobe gating in RAM devices face challenges with voltage and temperature variations, leading to mapping errors, interrupted data flow, and difficulties in accounting for internal skew across multiple data paths, especially in high-frequency applications.

Innovation Solution

A method for data path voltage and temperature compensation that configures an offline data path to match an online data path, compensates for voltage and temperature variations, and swaps the offline data path with the online data path automatically without interrupting data flow, using programmable delay lines and asynchronous clock regeneration to ensure continuous read operations.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If current master-to-slave delay cell systems are used for voltage and temperature compensation, then delay accuracy may be improved, but mapping errors are introduced due to on-chip process variation from master to slave delays

Engineering Contradiction:
Improvedelay accuracyVSAvoidmapping errors
Core Design Contradiction:
Measurement precisionVSReliability

Solution Approach 1:

The patent creates multiple copies of the delay cell structure (first through fourth delay cells) distributed across different data paths. Each delay cell is independently configured to match its local path characteristics, eliminating mapping errors between master and slave cells while maintaining delay accuracy through replicated designs.

Inventive Principle:
Principle #26Copying

Solution Approach 2:

The patent applies local quality by configuring each delay cell individually to match the specific characteristics of its associated data path. The first and second delay cells are configured to match first and second data paths respectively, while third and fourth delay cells match third and fourth data paths, ensuring optimal local performance without global mapping errors.

Inventive Principle:
Principle #3Local quality

2Reliability

If current master-to-slave delay cell systems are used, then voltage and temperature compensation may be achieved, but data flow must be interrupted to update slave delay cells

Engineering Contradiction:
Improvevoltage and temperature compensationVSAvoiddata flow continuity
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The patent enables continuous data flow during delay cell updates by implementing a seamless switching mechanism. The multiplexer can switch between different delay cell configurations without interrupting the data path, allowing voltage and temperature compensation to occur while maintaining continuous read operations.

Inventive Principle:
Principle #20Continuity of useful action

Solution Approach 2:

The patent performs preliminary configuration of multiple delay cells in advance, so that when updates are needed due to voltage or temperature changes, the system can switch to a pre-configured delay cell without interrupting data flow. This prepares alternative delay paths beforehand to ensure continuity.

Inventive Principle:
Principle #10Preliminary action

3Adaptability or versatility

If current master-to-slave systems are used, then delay settings may be updated, but internal skew across multiple data paths is not accounted for

Engineering Contradiction:
Improvedelay setting updatesVSAvoidinternal skew
Core Design Contradiction:
Adaptability or versatilityVSManufacturing precision

Solution Approach 1:

The patent addresses internal skew by configuring each delay cell locally to match its specific data path characteristics. The first delay cell matches the first data path, the second matches the second data path, and so on, ensuring that each path is independently optimized without introducing skew between paths.

Inventive Principle:
Principle #3Local quality

Solution Approach 2:

The patent segments the delay compensation function into separate delay cells for each data path rather than using a single master-to-slave system. This segmentation allows independent optimization of each path, accounting for internal skew between different data paths while maintaining adaptability for updates.

Inventive Principle:
Principle #1Segmentation

4Reliability

If current solutions are used for reducing mapping error, then custom-designed delay cells are required, but this increases device complexity

Engineering Contradiction:
Improvemapping error reductionVSAvoidcustom-designed delay cells
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent uses replicated delay cell designs (first through fourth delay cells with similar structures) to reduce mapping errors without requiring highly complex custom designs. By copying proven delay cell architectures and configuring them locally, the system achieves reliability while maintaining reasonable complexity levels.

Inventive Principle:
Principle #26Copying

Data Source

PatentUS7405984B2System and method for providing programmable delay read data strobe gating with voltage and temperature compensation
Publication Date: 2008.07.29 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LTD
  • US7405984B2 patent drawing
  • US7405984B2 patent drawing
  • US7405984B2 patent drawing

AI summary

A method for providing programmable delay read data strobe gating with voltage and temperature compensation. The method includes receiving a training request. The method further includes calibrating programmable delay lines for operating frequency and voltage and temperature variation. The method further includes locking to a first feedback signal. The method further includes storing a first feedback lock setting corresponding to the locked-to first feedback signal. The method further includes granting the training request. Additionally, when training is completed, the method further includes recalibrating the programmable delay lines for operating frequency and voltage and temperature variation.