Demodulator Buffer Synchronization for Delayed Error Samples
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current satellite communications systems face challenges in providing efficient, robust, and flexible broadband services due to arbitrary delays between input data samples and error samples, which affect phase and frequency estimation, especially in high-capacity, shared bandwidth networks.
Innovation Solution
The implementation of a demodulator apparatus with a buffer circuit and tap gradient update circuit that synchronizes error samples and data samples by generating frame timing synchronization control signals and timing error control signals to adjust for arbitrary delays, using a System-on-Chip (SoC) demodulator with a Finite Impulse Response (FIR) filter and Least Mean Squares (LMS) adaptive filtering.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If equalization is performed before frame-timing recovery and carrier recovery, then Unique Word detection performance and phase/frequency estimation are improved, but an arbitrary delay is introduced between input data samples and error samples
Solution Approach 1:
The patent applies preliminary action by performing equalization before frame-timing recovery and carrier recovery, as evidenced by the block diagram showing the FIR equalizer positioned before the CSM and UWP modules. This early equalization improves subsequent processing accuracy by pre-compensating for channel distortions, though it introduces timing delays that must be managed through synchronization mechanisms.
2Ease of operation
If error computation is performed after carrier recovery, then carrier synchronization is simplified, but synchronization between input data samples and error samples becomes difficult
Solution Approach 1:
The patent introduces intermediary elements including buffer circuits and timing synchronization control signals that mediate between the early equalization stage and the later error computation stage. These intermediaries store and time-align data samples with their corresponding error samples, resolving the synchronization difficulty created by the separated processing stages.
3Reliability
If a buffer circuit is introduced to synchronize data samples and error samples, then timing alignment is achieved, but device complexity increases
Solution Approach 1:
The patent employs feedback mechanisms where timing synchronization control signals are generated based on the relationship between frame timing synchronization control signals and timing error control signals. This feedback loop continuously monitors and adjusts the timing alignment between data and error samples, ensuring reliable synchronization while managing system complexity through automated control.
Data Source
AI summary
A method and apparatus for processing input data signals transmitted in a continuous mode, or in a burst mode, of signal transmission, such as in a satellite or a computer network communications system. A receiver receives input data signals and a buffer stores the received input data. Processing circuitry generates frame timing synchronization control signals for writing the frames of the input data for storage, generates timing error control signals corresponding to a processing delay for the input data, for synchronizing reading out the stored data from the buffer based on a timing difference between the timing error control signals and the frame timing synchronization control signals to adjust for an arbitrary delay in processing the input data. The processing circuitry can include a tap gradient update circuit for generating a tap gradient corresponding to the read out data, based on equalizer error signals generated by the processing circuitry.