Demura Data Format Unification for Panel Compatibility
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The existing demura data formats for TFT-LCD panels are not uniform, leading to management and control difficulties due to variations in timing controller chips and SoC driving schemes, especially in scenarios without timing controllers, which complicates the provision of compatible demura data across different panels.
Innovation Solution
An application method is introduced to unify demura data formats by using a system chip to initialize and check cyclic redundancy check codes, allowing demura data to be converted and stored in a uniform format, enabling compatibility across all types of panels.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If different timing controller chips from different vendors are used, then the system has greater flexibility in component selection, but the demura data formats become non-uniform increasing management complexity
Solution Approach 1:
The patent implements a universal demura data format that can be used across different timing controller chips from various vendors. The standardized format includes unified data structures, parameter definitions, and storage layouts that are compatible with multiple chip types, allowing one format to serve multiple functions and platforms.
Solution Approach 2:
The patent defines specific parameter specifications for the unified demura data format, including standardized data types, precision requirements, and organizational structures. By controlling and unifying these parameters across different vendor chips, the system achieves format consistency while maintaining component flexibility.
2Reliability
If demura data formats are customized for each timing controller chip, then each chip gets optimized compatibility, but the difficulty of management and control increases
Solution Approach 1:
The standardized demura data format is designed to work with multiple timing controller chip types without requiring custom formats for each chip. This universal approach maintains reliability through consistent data structures while reducing management complexity by eliminating the need to handle multiple vendor-specific formats.
Solution Approach 2:
Instead of customizing the demura data format for each timing controller chip (chip-specific approach), the patent inverts the approach by creating a unified format that adapts to work with different chips (format-centric approach). This reversal simplifies the system by making the data format the constant element rather than the chip-specific element.
3Adaptability or versatility
If panels without timing controllers use various SoC driving schemes, then system architecture flexibility increases, but demura data format uniformity cannot be ensured
Solution Approach 1:
The unified demura data format is designed to be platform-agnostic, working with both traditional timing controller chip architectures and modern SoC-based architectures. The format's universal structure allows it to serve multiple system architecture types without requiring architecture-specific variations.
Solution Approach 2:
The standardized demura data format acts as an intermediary layer between different system architectures (timing controller chips and SoCs) and the panel's mura compensation requirements. This intermediate standardized format enables communication and data exchange across different architectural platforms while maintaining format uniformity.
Data Source
AI summary
An application method of demura data having a uniform format includes: in step S12, it is determined whether demura data having a first format is stored in a first memory; if yes, step S13 is performed; if no, step S16 is performed; in step S13, it is checked whether the demura data having the first format is consistent with demura data having a second format and stored in a second memory; if yes, step S14 is performed; if no, step S16 is performed; in step S14, the demura data having the first format in the first memory is read; in step S15, a demura data compensation is activated; and in step S16, demura data having the first format is generated, according to the demura data having the second format and stored in the second memory, and stored; step S15 is performed.


