Depletion Mode Circuit Protection for High Voltage Erase
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
High erase voltages in non-volatile microelectronic memory devices can damage low voltage circuits connected to bitlines during the erase operation, as these circuits are not designed to handle voltages above 6 volts.
Innovation Solution
A depletion mode circuit protection device is implemented, which includes a depletion region between high and low voltage contacts in the substrate, using n-dopant implantation to create a conductive gate that blocks high voltages from reaching low voltage circuitry by depleting and generating an electric field, preventing damage during erase operations.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If high voltage is applied to bitlines during erase operation, then erase operation can be performed, but low voltage circuits connected to bitlines are damaged
Solution Approach 1:
A depletion mode circuit protection device is introduced as an intermediary component between the high voltage bitline and the low voltage circuitry. This device includes a depletion region formed by n-dopant implantation that acts as a voltage-blocking barrier, allowing the erase operation to proceed at high voltage while preventing the high voltage from reaching and damaging the low voltage circuits.
Solution Approach 2:
The circuit protection device utilizes parameter changes in the depletion region by controlling the n-dopant concentration and depletion depth to create a voltage-blocking characteristic. By adjusting these parameters, the device can block high voltages during erase operations while maintaining normal signal transmission during read/write operations, thus resolving the contradiction between erase capability and circuit protection.
2Adaptability or versatility
If low voltage circuits are connected to bitlines, then circuit integration is achieved, but high voltage during erase operation damages the circuits
Solution Approach 1:
The depletion mode circuit protection device serves as a protective intermediary that enables low voltage circuits to be safely integrated with high voltage bitlines. It maintains the desired circuit integration while ensuring reliability by blocking damaging high voltages during erase operations, thus resolving the contradiction between integration and protection.
3Device complexity
If no voltage blocking mechanism is used, then device complexity is low, but high voltage damages low voltage circuits
Solution Approach 1:
The voltage blocking function is achieved through parameter changes in the semiconductor substrate by controlling n-dopant implantation depth and concentration. This creates a depletion region with specific electrical characteristics that blocks high voltage while maintaining a relatively simple device structure, thus resolving the contradiction between simplicity and protection capability.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The depletion mode circuit protection device effectively limits high voltages to below 6 volts, preventing damage to low voltage circuitry and ensuring safe operation during erase operations by behaving as a resistor and utilizing a depletion region to block excessive voltage.
Implementation Method 1
a depletion region between high and low voltage contacts in the substrate
Implementation Method 2
using n-dopant implantation to create a conductive gate that blocks high voltages from reaching low voltage circuitry by depleting and generating an electric field
Implementation Method 3
using n-dopant implantation to create a conductive gate
Data Source
AI summary
A non-volatile microelectronic memory device that includes a depletion mode circuit protection device that prevents high voltages, which are applied to bitlines during an erase operation, from being applied to and damaging low voltage circuits which are electrically coupled to the bitlines.