Deserializer Clock Edge Swallowing for Chip-to-Chip Word Alignment

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Chip-to-chip communication systems face challenges in aligning data words due to misalignment between serializer and deserializer, leading to inefficiencies and increased latency or power consumption in existing solutions.

Innovation Solution

Implementing an edge swallower in the clock path of the deserializer to shift the word boundary by swallowing clock edges, allowing for word alignment without additional latency or power consumption.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If traditional word alignment methods are used (such as adding latency or using extra power), then word alignment can be achieved, but latency or power consumption increases

Engineering Contradiction:
Improveword alignment precisionVSAvoidcommunication latency
Core Design Contradiction:
Measurement precisionVSLoss of time

Solution Approach 1:

The deserializer performs self-alignment by autonomously detecting word boundaries through pattern matching against known data patterns, eliminating the need for external alignment mechanisms that would increase latency. The device uses its own output data to generate alignment control signals, achieving precise word alignment without time loss.

Inventive Principle:
Principle #25Self-service

Solution Approach 2:

The alignment mechanism dynamically adjusts sampling timing parameters based on detected misalignment conditions. By changing the sampling phase or timing parameters in response to pattern mismatch detection, the system achieves precise word alignment without introducing fixed latency overhead.

Inventive Principle:
Principle #35Parameter changes

2Measurement precision

If traditional word alignment methods are used (such as adding latency or using extra power), then word alignment can be achieved, but power consumption increases

Engineering Contradiction:
Improveword alignment precisionVSAvoidpower consumption
Core Design Contradiction:
Measurement precisionVSUse of energy by moving object

Solution Approach 1:

The deserializer uses its own output data to generate alignment control signals through pattern matching, eliminating the need for separate alignment circuits or additional power-consuming alignment protocols. This self-service approach achieves precise word alignment with minimal power consumption.

Inventive Principle:
Principle #25Self-service

Solution Approach 2:

The alignment function is extracted from a separate control mechanism and integrated directly into the deserializer's data path. By taking out the alignment control from external sources and embedding it within the deserializer, the system reduces power consumption while maintaining alignment precision.

Inventive Principle:
Principle #2Taking out (Extraction)

3Productivity

If misalignment between serializer and deserializer occurs, then communication efficiency decreases, but existing solutions require additional encoding or extra lanes

Engineering Contradiction:
Improvecommunication efficiencyVSAvoidcommunication protocol complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The deserializer autonomously detects and corrects misalignment by comparing its output against known patterns and automatically adjusting its sampling timing. This self-correcting mechanism maintains high communication efficiency without requiring complex external alignment protocols or additional encoding overhead.

Inventive Principle:
Principle #25Self-service

Solution Approach 2:

The system implements a feedback mechanism where the deserializer monitors its own output data, compares it against expected patterns, and uses this feedback to adjust its sampling timing. This closed-loop feedback approach maintains communication efficiency while avoiding the need for extra communication lanes or complex protocols.

Inventive Principle:
Principle #23Feedback

Data Source

PatentUS20260064624A1Word alignment for chip-to-chip communication
Publication Date: 2026.03.05 QUALCOMM INC
  • US20260064624A1 patent drawing
  • US20260064624A1 patent drawing
  • US20260064624A1 patent drawing

AI summary

A system includes a deserializer having a data input, a clock input, and parallel outputs, wherein the deserializer is configured to receive a serial data stream at the data input, convert the serial data stream into parallel data, and output the parallel data at the parallel outputs. The system also includes an edge swallower or a pulse swallower coupled to the clock input of the deserializer.