Diamond-Coated Conditioning Pad for CMP Uniformity Control

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Chemical Mechanical Polishing (CMP) processes face challenges in achieving uniformity and reducing defects such as dishing, erosion, and scratch formation due to variations in polishing pad roughness, which affect wafer thickness and chip yield in semiconductor manufacturing.

Innovation Solution

The use of conditioning pads with controlled topography, formed through three-dimensional printing and coated with a diamond layer, to precisely manage the surface texture of polishing pads, enhancing within-wafer and within-die uniformity and reducing defects.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Manufacturing precision

If conventional polishing pads are used, then the CMP process can be performed, but uniformity is poor and defects such as dishing, erosion, and scratches occur

Engineering Contradiction:
Improvewithin-wafer thickness uniformityVSAvoiddishing, erosion, and scratch defects
Core Design Contradiction:
Manufacturing precisionVSObject-affected harmful factors

Solution Approach 1:

The conditioning pad incorporates regions of different roughness (first regions with higher roughness and second regions with lower roughness) to provide localized conditioning effects. This spatial variation in surface properties enables precise control over polishing uniformity and defect reduction across different areas of the polishing pad.

Inventive Principle:
Principle #3Local quality

Solution Approach 2:

The patent modifies the surface roughness parameter of the conditioning pad by incorporating regions with different roughness values. This parameter change allows the pad to effectively control polishing characteristics, reducing dishing and erosion while maintaining scratch-free surfaces.

Inventive Principle:
Principle #35Parameter changes

2Manufacturing precision

If polishing pad surface texture is not controlled, then the CMP process is simple, but within-wafer and within-die uniformity deteriorates

Engineering Contradiction:
Improvewithin-die uniformityVSAvoidconditioning pad structure
Core Design Contradiction:
Manufacturing precisionVSDevice complexity

Solution Approach 1:

The conditioning pad is segmented into distinct first regions and second regions with different roughness characteristics. This segmentation allows independent optimization of different pad areas for specific polishing functions, improving within-die uniformity while maintaining a manageable structural complexity.

Inventive Principle:
Principle #1Segmentation

3Adaptability or versatility

If polishing pad roughness varies, then the CMP process can accommodate different materials, but defect formation increases

Engineering Contradiction:
Improvemulti-material polishing capabilityVSAvoidCMP-induced defects
Core Design Contradiction:
Adaptability or versatilityVSObject-affected harmful factors

Solution Approach 1:

Different regions of the conditioning pad are designed with specific roughness levels tailored for polishing different material types. The first regions with higher roughness are optimized for certain materials while second regions with lower roughness suit other materials, enabling versatile multi-material polishing while minimizing defect formation through localized quality control.

Inventive Principle:
Principle #3Local quality

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

Improves within-wafer thickness uniformity, reduces dishing and erosion, and decreases CMP-induced defects, leading to enhanced chip yield and IC device performance.

Implementation Method 1

a diamond layer overlying the projections

Methodology Applied
Scientific EffectChemical vapor deposition: Chemical Vapour Deposition

Data Source

PatentUS20250339932A1Conditioning pad with deposited diamond coating
Publication Date: 2025.11.06 TAIWAN SEMICONDUCTOR MANUFACTURING CO LTD
  • US20250339932A1 patent drawing
  • US20250339932A1 patent drawing
  • US20250339932A1 patent drawing

AI summary

Pads, methods for manufacturing conditioning pads, and methods for polishing are provided. A pad for use in semiconductor fabrication includes a base member having an upper surface; projections extending upward from the upper surface of the base member, wherein the projections are formed with an edge defined by at least two intersecting surfaces; and a diamond layer overlying the projections.