Dibit Correction Circuit for DC Offset Removal
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing methods for correcting dibit signals to remove DC offset and restore baseline are inadequate, particularly in perpendicular recording, as they either remove too much information or fail to accurately correct the signal due to narrow high-pass filter poles and non-flat echo regions.
Innovation Solution
The implementation of dibit correction circuits that include a dibit sample buffer, maximum sample detector, side sample detector, and correction circuit, which calculate and apply a correction factor based on the maximum and side samples of the dibit signal to remove DC offset and restore the baseline, using equations such as correction factor = 1/N - 2 * ∑i=-n*n p[k0+i] and applying it to yield corrected dibit signals.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Object-affected harmful factors
If a narrow high-pass filter pole is used to remove DC offset, then DC offset removal is achieved, but too much information is removed from the dibit signal
Solution Approach 1:
The patent extracts and removes only the DC offset component from the dibit signal using a narrow high-pass filter, separating the harmful DC component from the useful signal information. The filter is designed to target specifically the DC frequency while preserving other frequency components containing signal information.
Solution Approach 2:
The patent adjusts the filter pole position and bandwidth parameters to optimize the balance between DC offset removal and signal information preservation. By carefully selecting the pole location and bandwidth, the system achieves effective DC removal while minimizing information loss in the dibit signal.
2Loss of information
If the high-pass filter pole is made broader to preserve information, then less information is removed, but DC offset removal effectiveness decreases
Solution Approach 1:
The patent optimizes the filter pole bandwidth parameter to achieve the right balance. A broader pole preserves more signal information but reduces DC removal effectiveness, so the patent carefully selects the optimal bandwidth value that maintains sufficient DC rejection while preserving necessary signal components.
Solution Approach 2:
The system dynamically adjusts filter parameters based on signal characteristics to maintain optimal performance across different operating conditions, adapting the pole position and bandwidth to balance DC removal and information preservation requirements.
3Ease of manufacture
If non-echo region is used to estimate DC offset, then DC offset estimation is simplified, but accuracy decreases due to non-flat echo regions
Solution Approach 1:
The patent uses the non-echo region as an intermediary area to estimate DC offset characteristics. Although this region is not perfectly flat due to echo effects, it provides a practical reference area that is easier to process than the full signal, accepting some accuracy trade-off for significant simplification in the estimation process.
4Measurement precision
If dibit correction is applied using standard equations, then correction accuracy is improved, but it fails when non-linear distortions or AC coupling distortion are present
Solution Approach 1:
The patent segments the correction process into multiple stages: first applying standard dibit correction equations for accurate correction in ideal conditions, then adding separate compensation mechanisms for non-linear distortions and AC coupling effects. This segmentation allows the system to maintain high accuracy while gaining robustness against various distortion types.
Solution Approach 2:
The patent performs preliminary correction using standard equations before applying additional distortion compensation. By establishing a baseline correction first, the system ensures accurate correction for standard cases while preparing the signal for subsequent distortion handling, maintaining both accuracy and versatility.
Data Source
AI summary
Various embodiments of the present invention provide systems and methods for providing a corrected dibit signal. As an example, various embodiments of the present invention provide dibit correction circuits. Such dibit correction circuits include a dibit sample buffer, a maximum sample detector circuit, a side sample detector circuit, and a dibit correction circuit. The dibit sample buffer includes a plurality of samples of an uncorrected dibit signal. The maximum sample detector circuit identifies a maximum sample of the plurality of samples of the uncorrected dibit signal, and the side sample detector circuit identifies a first side sample prior to the maximum sample on the uncorrected dibit signal and a second side sample following the maximum sample on the uncorrected dibit signal. The dibit correction circuit applies a correction factor calculated based at least in part on the maximum sample, the first side sample and the second side sample to at least a subset of the plurality of samples of the uncorrected dibit signals to yield a plurality of corrected dibit signals.