Configurable Die-to-Die Interfaces for Dynamic Clock Scaling
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing integrated circuit technologies face limitations in optimizing die-to-die interface performance, particularly in scenarios with heavy traffic, as they are constrained by default frequency settings, limiting potential performance enhancements.
Innovation Solution
Implementing a system that allows users to dynamically adjust die-to-die interface frequencies beyond default settings through a BIOS interface, using a system management controller to manage voltage and frequency settings, and incorporating adjustable voltage regulators and phase-locked loops to support higher frequencies.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If default frequency settings are used for die-to-die interfaces, then system stability is maintained, but performance is limited in heavy traffic scenarios
Solution Approach 1:
The patent implements dynamic frequency adjustment capability that allows the die-to-die interface to operate at different frequency levels based on system conditions. The interface can be configured to run at higher frequencies beyond default settings when performance is prioritized, while maintaining the ability to operate at conservative frequencies for stability, enabling the system to adapt its operating characteristics dynamically
Solution Approach 2:
The patent changes the operating parameters of the die-to-die interface by introducing configurable frequency and voltage settings. Through parameter interfaces accessible to external entities (OEMs, BIOS developers, end-users), the system can adjust frequency multipliers, voltage levels, and power management parameters to optimize performance or conserve power based on specific operational requirements
2Productivity
If higher frequency settings are enabled for die-to-die links, then performance headroom is unlocked, but power consumption and voltage requirements increase
Solution Approach 1:
The patent implements coordinated changes to multiple parameters including frequency multipliers, voltage levels, and power management settings. When higher performance is selected, the system automatically adjusts voltage regulators to provide appropriate voltage levels and modifies power management parameters to support the increased operational demands of high-frequency operation
Solution Approach 2:
The system dynamically adjusts power consumption characteristics based on the selected operating mode. Power management code can switch between conservative power settings and high-performance power settings, allowing the die-to-die interface to consume more power when high frequency operation is required while maintaining energy efficiency during normal operation
3Adaptability or versatility
If configurable frequency settings are implemented, then performance optimization is enabled, but device complexity increases
Solution Approach 1:
The patent introduces parameter interfaces as intermediary components that allow external entities to configure frequency and voltage settings without requiring direct access to complex control logic. These interfaces (including mailbox registers and BIOS options) serve as simplified gateways that translate user intentions into appropriate configuration changes, shielding the complexity of the underlying frequency synthesis and voltage regulation mechanisms
Solution Approach 2:
The patent implements a universal parameter interface framework that can be accessed through multiple pathways (mailbox registers, BIOS options, runtime interfaces). This multi-functional approach allows the same underlying configuration mechanism to serve different purposes and different user types, reducing the need for separate complex control systems for each access method
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach unlocks additional performance headroom by enabling overclocking of die-to-die links, improving system performance in high-traffic scenarios without requiring a system reset.
Implementation Method 1
incorporating adjustable voltage regulators and phase-locked loops to support higher frequencies
Implementation Method 2
using a system management controller to manage voltage and frequency settings, and incorporating adjustable voltage regulators
Data Source
Figure 1
Figure 2
Figure 3
AI summary
In some embodiments, provided are techniques to allow a user to adjust the upper limits of die-to-die link clock settings.