Die Level Metal Density Gradient for Flip Chip Reliability

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Semiconductor devices with low modulus, low hardness, and low dielectric constant materials face mechanical integrity issues due to increased stress during bonding, leading to package level die failures, as conventional metal tiling approaches do not provide optimal density and positioning across the entire die.

Innovation Solution

A die level metal tiling methodology is implemented to increase metal density in specific stress zones, such as corner and border zones, by iteratively adding metallic features like tiles or dummy fills, ensuring a gradient of metal density that enhances structural integrity without interfering with die design.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Strength

If metal tiling density is increased only in the region beneath the flip chip bond pads, then local structural integrity under pads is improved, but overall die reliability and optimal density distribution across the entire die are compromised

Engineering Contradiction:
Improvestructural integrity under bond padsVSAvoidoverall die reliability
Core Design Contradiction:
StrengthVSReliability

Solution Approach 1:

The patent applies different metal tiling densities to different regions of the die based on stress requirements. High-density tiling is applied in high-stress regions (under bond pads and in corner zones), while moderate-density tiling is applied in lower-stress regions, optimizing both local strength and overall reliability without unnecessary material usage throughout the entire die.

Inventive Principle:
Principle #3Local quality

Solution Approach 2:

The die is divided into multiple stress zones (corner zones, bond pad regions, and other regions) with distinct metal tiling density requirements. This segmentation allows each zone to receive optimized tiling density tailored to its specific mechanical stress characteristics, resolving the contradiction between localized strength and global reliability.

Inventive Principle:
Principle #1Segmentation

2Ease of manufacture

If conventional metal tiling approaches are used with low-k dielectrics, then fabrication is simplified, but mechanical damage and fracture occur during bonding due to lower Young's modulus and fracture toughness

Engineering Contradiction:
Improvefabrication simplicityVSAvoidmechanical toughness
Core Design Contradiction:
Ease of manufactureVSStrength

Solution Approach 1:

The patent modifies the metal tiling density parameter in critical stress regions to compensate for the inherently lower mechanical properties of low-k dielectric materials. By increasing metal density in corner zones and under bond pads, the overall structural toughness is enhanced without changing the low-k dielectric material itself, maintaining fabrication simplicity while improving mechanical strength.

Inventive Principle:
Principle #35Parameter changes

3Strength

If metal tiling density is uniformly increased across the entire die, then overall structural integrity is improved, but die design freedom and fabrication cost increase

Engineering Contradiction:
Improveoverall structural integrityVSAvoiddie design flexibility
Core Design Contradiction:
StrengthVSDevice complexity

Solution Approach 1:

Rather than uniformly increasing metal tiling density across the entire die, the patent applies targeted high-density tiling only in specific high-stress regions (corner zones and areas under bond pads), while maintaining moderate density in other regions. This localized approach preserves die design freedom and reduces fabrication complexity while still achieving improved overall structural integrity.

Inventive Principle:
Principle #3Local quality

Data Source

PatentUS7276435B1Die level metal density gradient for improved flip chip package reliability
Publication Date: 2007.10.02 NXP USA INC
  • US7276435B1 patent drawing
  • US7276435B1 patent drawing
  • US7276435B1 patent drawing

AI summary

An integrated circuit has metal bumps on the top surface that create a potentially destructive stress on the underlying layers when the metal bumps are formed. Ensuring a minimum metal concentration in the underlying metal interconnect layers has been implemented to reduce the destructive effect. The minimum metal concentration is highest in the corners, next along the border not in the corner, and next is the interior. The regions in an interconnect layer generally under the metal bump require more concentration than adjacent regions not under a bump. Lesser concentration is required for the metal interconnect layers that are further from the surface of the integrated circuit. The desired metal concentration is achieved by first trying a relatively simple solution. If that is not effective, different approaches are attempted until the minimum concentration is reached or until the last approach has been attempted.