Dielectric Cap Layer for High-k Metal Gate Integrity

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional methods for forming high-k metal gate electrode structures in integrated circuits face issues such as gate failures and yield loss due to the recessed configuration of trench isolation regions, which leads to material erosion and sensitivity of the gate material system, especially during wet chemical cleaning processes.

Innovation Solution

The introduction of a dielectric cap layer with superior etch resistivity in trench isolation regions reduces material erosion and enhances surface topography, ensuring the encapsulation of sensitive gate materials during further processing, such as the incorporation of strain-inducing semiconductor alloys, thereby improving the integrity and yield of high-k metal gate electrode structures.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Shape

If a recessed configuration of trench isolation regions is used, then the surface topography is improved for device formation, but material erosion and gate failures occur during wet chemical cleaning processes

Engineering Contradiction:
Improvesurface topographyVSAvoidgate material integrity
Core Design Contradiction:
ShapeVSReliability

Solution Approach 1:

A cap layer is introduced as an intermediary protective element between the trench isolation region and the gate material system. This cap layer prevents direct exposure of the gate material to wet chemical cleaning processes, thereby eliminating material erosion while preserving the recessed surface topography needed for device formation.

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The cap layer is formed in advance before the gate material deposition and before wet chemical cleaning processes. This preliminary protective action ensures that the gate material system is shielded from erosion during subsequent processing steps, preventing gate failures before they can occur.

Inventive Principle:
Principle #10Preliminary action

2Ease of manufacture

If wet chemical cleaning processes are applied, then cleaning effectiveness is improved, but gate material erosion and yield loss increase

Engineering Contradiction:
Improvecleaning effectivenessVSAvoidproduction yield
Core Design Contradiction:
Ease of manufactureVSProductivity

Solution Approach 1:

The cap layer serves as a protective intermediary that allows wet chemical cleaning processes to be applied effectively to remove contaminants while preventing the cleaning chemicals from eroding the gate material system. This enables maintaining cleaning effectiveness without suffering from gate material damage.

Inventive Principle:
Principle #24Intermediary (Mediator)

3Ease of operation

If the gate material system is exposed during processing, then process accessibility is improved, but sensitivity to material erosion increases

Engineering Contradiction:
Improveprocess accessibilityVSAvoidmaterial erosion sensitivity
Core Design Contradiction:
Ease of operationVSObject-affected harmful factors

Solution Approach 1:

The cap layer acts as a protective intermediary that maintains process accessibility by allowing subsequent processing steps to be performed while simultaneously shielding the sensitive gate material system from harmful erosion effects. The cap layer can be selectively removed or patterned to provide access where needed while protecting critical areas.

Inventive Principle:
Principle #24Intermediary (Mediator)

Data Source

PatentUS8916433B2Superior integrity of high-k metal gate stacks by capping STI regions
Publication Date: 2014.12.23 GLOBALFOUNDRIES US INC
  • US8916433B2 patent drawing
  • US8916433B2 patent drawing
  • US8916433B2 patent drawing

AI summary

When forming high-k metal gate electrode structures in an early manufacturing stage, integrity of an encapsulation and, thus, integrity of sensitive gate materials may be improved by reducing the surface topography of the isolation regions. To this end, a dielectric cap layer of superior etch resistivity is provided in combination with the conventional silicon dioxide material.