Dielectric Isolation Pillar Between Stacked FET Contacts
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The challenge in semiconductor manufacturing is the increased risk of shorts between metal contacts of adjacent stacked FETs, particularly in highly scaled cells, which hinders miniaturization and performance improvements.
Innovation Solution
The integration of a dielectric isolation pillar is introduced between vertically stacked metal contacts to prevent shorts, using materials like silicon dioxide or silicon oxycarbide, and employing etching and deposition techniques to form the pillar and conductive metal layers.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If vertically stacked FETs are miniaturized to increase device density, then productivity and performance are improved, but the risk of shorts between adjacent metal contacts increases
Solution Approach 1:
A dielectric isolation pillar is introduced as an intermediary structure between adjacent vertically stacked FETs. This pillar physically separates the metal contacts of neighboring devices, preventing electrical shorts while allowing the FETs to be placed in closer proximity. The dielectric material acts as a mediator that blocks electrical conduction between adjacent contacts, enabling higher device density without compromising reliability.
Solution Approach 2:
The semiconductor device structure is segmented by introducing dielectric isolation pillars that divide and separate adjacent FET structures. This segmentation creates distinct electrical isolation zones between neighboring devices, allowing each FET to be independently controlled and preventing unwanted electrical interactions. The segmentation enables closer spacing of FETs while maintaining reliable electrical isolation.
2Reliability
If dielectric isolation pillar is added between metal contacts to prevent shorts, then reliability is improved, but device complexity increases
Solution Approach 1:
The dielectric isolation pillar is merged with the existing interlayer dielectric layers and manufacturing processes. Rather than being a completely separate component, the isolation pillar utilizes the same dielectric materials and deposition techniques already employed in the fabrication of other insulating structures. This merging approach allows the isolation function to be integrated into the standard process flow, minimizing additional complexity.
Solution Approach 2:
The dielectric isolation pillar serves multiple functions simultaneously: it provides electrical isolation between adjacent metal contacts, acts as a physical spacer to maintain dimensional control, and can serve as an anchor for subsequent processing steps. This multi-functionality reduces the need for additional separate structures, thereby limiting the increase in device complexity while achieving reliable short prevention.
Data Source
AI summary
A semiconductor structure includes a first set of vertically stacked contacts, a second set of vertically stacked contacts, a first set of stacked transistor devices associated with the first set of vertically stacked contacts, and a second set of stacked transistor devices associated with the second set of vertically stacked contacts. The second set of stacked transistor devices is adjacent to the first set of stacked transistor devices, and a dielectric isolation pillar is disposed between the first set of vertically stacked contacts and the second set of vertically stacked contacts.