Differential Amplifier Compensation for Stable Bidirectional Loads

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

In amplifier circuits, particularly those with differential folded cascode topology, Ahuja compensation is typically applied to only one side, leading to instability when handling negative load currents due to insufficient quiescent current for parasitic pole compensation, especially in battery-powered analog-to-digital conversion systems where low noise and low quiescent current are crucial.

Innovation Solution

Implementing differential Ahuja compensation that provides feedback from the single-ended output to both sides of the folded cascode, stabilizing the amplifier for both positive and negative loads by using a compensation network that couples signals to both sourcing and sinking transistors.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Device complexity

If Ahuja compensation is applied to only one side of the folded cascode, then the amplifier can be implemented with fewer components, but the amplifier becomes unstable when handling negative load currents

Engineering Contradiction:
Improvecompensation network complexityVSAvoidamplifier stability
Core Design Contradiction:
Device complexityVSReliability

Solution Approach 1:

The compensation network is segmented into two independent branches: one branch compensates the first output transistor (positive load current path) and the other branch compensates the second output transistor (negative load current path). Each branch has its own compensation capacitor connected from the single-ended output to the respective transistor, allowing independent optimization of each compensation path.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Different compensation characteristics are applied to different parts of the circuit. The first compensation capacitor is specifically tailored for the first output transistor's frequency response, while the second compensation capacitor is optimized for the second output transistor. This local customization ensures optimal stability for both positive and negative load current conditions.

Inventive Principle:
Principle #3Local quality

2Use of energy by moving object

If quiescent current is reduced for battery-powered operation, then power consumption decreases, but parasitic pole compensation becomes insufficient leading to instability

Engineering Contradiction:
Improvepower consumptionVSAvoidamplifier stability
Core Design Contradiction:
Use of energy by moving objectVSReliability

Solution Approach 1:

The compensation network uses feedback mechanisms where the single-ended output signal is fed back through compensation capacitors to both the first and second output transistors. This feedback provides automatic stabilization by counteracting parasitic poles without requiring additional quiescent current for active compensation circuits.

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The compensation capacitors automatically compensate for parasitic poles in each transistor branch without requiring external control or additional power consumption. The circuit self-regulates its frequency response through the inherent properties of the compensation network, eliminating the need for power-hungry active compensation elements.

Inventive Principle:
Principle #25Self-service

Data Source

PatentUS12034412B2Differential amplifier compensation
Publication Date: 2024.07.09 TEXAS INSTRUMENTS INC
  • US12034412B2 patent drawing
  • US12034412B2 patent drawing
  • US12034412B2 patent drawing

AI summary

An amplifier includes a first stage and a second stage. The first stage includes a first output and a second output. The second stage includes an output, a first transistor and a second transistor. The first transistor includes a drain coupled to the first output of the first stage, and a source coupled to the output of the second stage. The second transistor includes a drain coupled to the second output of the first stage, and a gate coupled to the output of the second stage.