Differential Flash ADC Ladder Layout for Low-Delay Signal Conversion

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Flash analog to digital converters face challenges in minimizing propagation delay and distortion due to the electrical distance of inputs from the middle nodes in differential resistance ladder configurations, leading to inefficiencies in signal processing.

Innovation Solution

The implementation of a differential analog to digital converter (ADC) with a resistance ladder configuration that includes calibrated comparators, transimpedance amplifiers, and delay elements to create identical aggregate delays, along with a decoding module to read outputs simultaneously, minimizes distortion and enhances signal processing efficiency.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If a differential resistance ladder configuration is used in a flash ADC, then the converter can process analog signals, but propagation delay and distortion increase due to electrical distance from inputs to middle nodes

Engineering Contradiction:
Improvesignal conversion accuracyVSAvoidpropagation delay
Core Design Contradiction:
Measurement precisionVSLoss of time

Solution Approach 1:

The resistance ladder is divided into two separate legs (positive and negative) with middle nodes, allowing independent optimization of each path. Transimpedance amplifiers are placed at these middle nodes to segment the signal processing function, reducing the electrical distance effect and propagation delay while maintaining conversion accuracy.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Transimpedance amplifiers are introduced as intermediary components at the middle nodes of the resistance ladder legs. These amplifiers actively compensate for the electrical distance effects, reducing distortion and propagation delay by providing low-impedance nodes that equalize signal arrival times across the ladder structure.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Productivity

If transimpedance amplifiers and delay elements are added to minimize propagation delay, then signal processing efficiency improves, but device complexity increases

Engineering Contradiction:
Improvesignal processing efficiencyVSAvoidconverter structure complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The transimpedance amplifiers serve multiple functions simultaneously: they act as impedance transformation stages, provide delay equalization across the resistance ladder, and serve as input stages for the comparators. This multi-functionality reduces the need for separate delay compensation circuits, thereby limiting the increase in device complexity while improving signal processing efficiency.

Inventive Principle:
Principle #6Universality (Multi-functionality)

3Measurement precision

If calibrated comparators are used to improve conversion accuracy, then measurement precision increases, but manufacturing and calibration complexity increases

Engineering Contradiction:
Improveconversion accuracyVSAvoidcalibration process difficulty
Core Design Contradiction:
Measurement precisionVSEase of manufacture

Solution Approach 1:

The comparators are pre-calibrated during the manufacturing process to establish accurate threshold voltages corresponding to each resistance ladder tap. This preliminary calibration action ensures high conversion accuracy is achieved without requiring complex post-manufacturing calibration procedures, as the comparators are designed with built-in reference structures that simplify the calibration process.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS7605739B2Differential flash ADC with dual resistance ladder legs receiving amplified inputs
Publication Date: 2009.10.20 MARVELL ASIA PTE LTD
  • US7605739B2 patent drawing
  • US7605739B2 patent drawing
  • US7605739B2 patent drawing

AI summary

A differential analog to digital converter (ADC) comprises a first resistance ladder leg including two resistances having first ends that communicate with a middle node. A second resistance ladder leg includes two resistances having first ends that communicate with a middle node. A first amplifier applies a voltage based upon a first phase of an input signal to said middle node of said first resistance ladder leg. A second amplifier applies a voltage based upon a second phase of the input signal to said middle node of said second resistance ladder leg.