Differential Interface Circuit for Stable High-Voltage Signal Transfer

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing high-to-low voltage interface circuits face challenges in stability due to unknown and variable external capacitance, leading to potential instability and damage from high-voltage levels, particularly in applications like wireless power systems where robust and programmable solutions are needed.

Innovation Solution

The implementation of a fully differential amplifier circuit with active differential current mirrors and bias amplifier stages that maintain input pads at a common mode voltage, coupled with programmable feedback resistors to adjust gain and avoid stability issues by relocating poles outside the amplifier's unity-gain bandwidth.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Device complexity

If the input stage of the amplifier is directly connected to the input pads, then the circuit structure is simpler, but the low-voltage section becomes vulnerable to high-voltage damage and stability is compromised due to unknown external capacitance

Engineering Contradiction:
Improvecircuit structureVSAvoidprotection of low-voltage section
Core Design Contradiction:
Device complexityVSReliability

Solution Approach 1:

The patent introduces an intermediary buffering stage between the input pads and the amplifier input stage. This buffering stage acts as a mediator that isolates the low-voltage amplifier section from high-voltage fluctuations and unknown external capacitances at the input pads, thereby protecting the amplifier while maintaining signal integrity without requiring direct connection.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Adaptability or versatility

If external capacitance is included in the feedback loop, then the circuit can handle high-voltage signals, but poles appear in the loop gain causing instability

Engineering Contradiction:
Improvehigh-voltage signal handlingVSAvoidloop gain stability
Core Design Contradiction:
Adaptability or versatilityVSStability of the object's composition

Solution Approach 1:

The patent segments the feedback loop into separate functional stages: a first feedback path for high-voltage signal handling that excludes external capacitance, and a second feedback path for stability compensation. By dividing the feedback mechanism into distinct segments, the circuit can process high-voltage signals while avoiding the introduction of destabilizing poles into the main amplifier loop.

Inventive Principle:
Principle #1Segmentation

3Device complexity

If the interface circuit uses fixed gain configuration, then the design is simpler, but it cannot adapt to different signal levels and ranges required in wireless power systems

Engineering Contradiction:
Improvedesign complexityVSAvoidprogrammable gain range
Core Design Contradiction:
Device complexityVSAdaptability or versatility

Solution Approach 1:

The patent implements a dynamic gain configuration where the feedback resistor values can be programmably adjusted based on signal conditions and system requirements. This allows the interface circuit to adapt its gain characteristics dynamically, transitioning between different attenuation levels as needed for wireless power system operation, rather than being fixed to a single gain value.

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS11171620B2Interface circuit and corresponding method
Publication Date: 2021.11.09 STMICROELECTRONICS SRL
  • US11171620B2 patent drawing
  • US11171620B2 patent drawing
  • US11171620B2 patent drawing

AI summary

A high-to-low voltage interface circuit includes a differential circuit stage with a differential amplifier circuit having inverting and non-inverting inputs coupled to first and second input pads as well as a differential output having first and second output nodes. A pair of bias amplifier stages sensitive to the common mode voltage of the differential amplifier circuit are arranged in first and second current mirror paths from the first and second input pads to the inverting/non-inverting inputs of the differential amplifier circuit, respectively. The bias amplifier stages are configured to maintain the first input pad and the second input pad of the differential circuit stage at the common mode voltage.