Differential Transimpedance Amplifier With Inductive Peaking for Low Jitter

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

High-speed optical links require a low-power and high-sensitivity transimpedance amplifier (TIA) that effectively reduces jitter and generates a clean eye pattern, as existing TIAs struggle with signal quality at high data rates.

Innovation Solution

The proposed TIA design incorporates two inverters, two amplifiers, two resistors, two inductors, a capacitor, and a current source, with inductive peaking and balanced circuit configurations to provide differential output voltage, improving noise immunity and reducing power consumption by using a single current source.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If conventional TIA designs are used, then the circuit is simpler, but jitter performance deteriorates and eye pattern becomes dirty at high data rates

Engineering Contradiction:
Improvejitter performanceVSAvoidcircuit complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The TIA is divided into two parallel inverter stages (first inverter with first amplifier, second inverter with second amplifier) that process signals differentially. This segmentation allows each stage to contribute to jitter reduction while maintaining manageable individual circuit complexity, achieving clean eye patterns at 40 Gbps through coordinated operation of the segmented stages.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent transitions from a single-ended TIA design to a differential output design using two inverters and two amplifiers. This dimensional change from one-dimensional (single output) to two-dimensional (differential outputs) architecture provides noise immunity and jitter reduction, achieving superior reliability without excessive complexity increase.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

2Use of energy by moving object

If a single current source is used, then power consumption is reduced, but circuit functionality must be maintained

Engineering Contradiction:
Improvepower consumptionVSAvoidsignal quality
Core Design Contradiction:
Use of energy by moving objectVSReliability

Solution Approach 1:

Two current sources are merged into a single shared current source that supplies both inverter stages. This combining reduces overall power consumption while the differential architecture maintains signal quality and noise immunity, achieving low-power operation with reliable high-speed performance.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The single current source serves multiple functions: it provides bias current to both first and second inverters, enables differential operation, and maintains signal integrity across both output nodes. This multi-functional design achieves power reduction without sacrificing reliability.

Inventive Principle:
Principle #6Universality (Multi-functionality)

3Speed

If inductive peaking is implemented, then bandwidth is increased for high-speed operation, but circuit complexity increases

Engineering Contradiction:
ImprovebandwidthVSAvoidcircuit complexity
Core Design Contradiction:
SpeedVSDevice complexity

Solution Approach 1:

Inductive peaking is applied locally at specific nodes within the differential TIA structure (at the input nodes of the inverters) rather than throughout the entire circuit. This localized application achieves the necessary bandwidth extension for 40 Gbps operation while minimizing the overall circuit complexity increase.

Inventive Principle:
Principle #3Local quality

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

The solution achieves significantly improved jitter performance with a clean eye pattern and reduced power consumption, demonstrated by achieving less than 1 ps jitter at 40 Gbps and ten times improved efficiency compared to conventional TIAs.

Implementation Method 1

two inductors, a capacitor, and a current source, with inductive peaking and balanced circuit configurations

Methodology Applied
Scientific EffectInductive peaking: Inductor

Data Source

PatentUS8872592B2High-speed transimpedance amplifier
Publication Date: 2014.10.28 TAIWAN SEMICONDUCTOR MANUFACTURING CO LTD
  • US8872592B2 patent drawing
  • US8872592B2 patent drawing
  • US8872592B2 patent drawing

AI summary

A transimpedance amplifier includes a first inverter having a first input node and a first output node. The first input node is configured to be coupled to an input signal. A second inverter has a second input node and a second output node. The second input node is configured to receive a reference voltage terminal. The first inverter and the second inverter are configured to provide a differential output voltage signal between the first output node and the second output node.