Digital Address Compensation for Memory Cell Programming
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In memory devices, varying conducting path lengths and resistances between memory cells and drivers lead to incorrect programming due to uneven voltage drops, necessitating compensation to ensure accurate operation, which is not efficiently addressed by existing technologies, resulting in area inefficiencies and potential failures.
Innovation Solution
A digital address compensation method and apparatus that identify the position of memory cells within a memory field, determine compensation parameters based on fixed electrical value steps for different regions, and apply these parameters to actions performed on connected lines to ensure correct programming, allowing for longer lines and more efficient memory field design.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Area of stationary object
If the length of bitlines and sourcelines is increased to expand memory field size, then storage capacity increases, but voltage drops increase due to higher resistance leading to incorrect programming
Solution Approach 1:
The patent applies parameter changes by dynamically adjusting the magnitude of current driven through different regions of the memory field based on their distance from drivers. Memory cells closer to drivers receive higher current, while cells farther away receive reduced current, compensating for the increased resistance and voltage drops in longer conducting paths. This spatially varying current parameter ensures consistent programming accuracy across the entire expanded memory field.
Solution Approach 2:
The patent implements local quality by dividing the memory field into multiple regions based on distance from bitline and sourceline drivers. Each region is assigned different programming parameters (current magnitude, pulse width) tailored to its specific conducting path characteristics. This local differentiation ensures that each memory cell receives appropriate programming parameters despite variations in conducting path length across the field.
2Reliability
If multiple smaller memory fields are used to keep bitlines and sourcelines short, then programming accuracy is maintained, but area efficiency decreases
Solution Approach 1:
The patent applies universality by enabling a single large memory field to function with the programming accuracy previously achievable only in multiple smaller fields. Through digital compensation techniques that account for conducting path length variations, the system makes the entire large field universally programmable with consistent accuracy, eliminating the need to fragment the field into multiple smaller units.
Solution Approach 2:
The patent uses parameter changes to overcome the limitations of single large memory fields. By dynamically adjusting current magnitude and pulse width parameters based on a memory cell's position and conducting path characteristics, the system achieves programming accuracy across the entire large field, making it functionally equivalent to multiple smaller fields while maintaining superior area efficiency.
3Reliability
If digital compensation is implemented to account for varying resistances, then programming accuracy improves, but device complexity increases
Solution Approach 1:
The patent applies mechanics substitution by replacing complex analog compensation circuits with digital compensation mechanisms. Instead of using additional analog circuitry to continuously adjust voltages or currents, the system uses digital signal processing to calculate compensation values based on memory cell position and applies them through digital control of the drivers. This substitution reduces hardware complexity while maintaining programming accuracy.
Solution Approach 2:
The patent implements self-service by enabling the memory device to automatically determine its own compensation parameters based on the address of the memory cell being accessed. The system uses the address information to identify the region and calculating appropriate compensation values without requiring external intervention or complex manual calibration. This self-compensating capability simplifies operation and reduces the need for additional configuration hardware.
Data Source
AI summary
A position of a memory cell to be accessed within a memory field of a memory device is identified. A region associated with the memory field within which the position is located is identified. A compensation parameter comprising a fixed electric step value for the region is identified. The compensation parameter may be selected from a set of compensation parameters or may be calculated based upon the position of the memory cell. The compensation parameter is applied to an action performed on a line connected to the memory cell during the access of the memory cell.