Digital PLL Phase Threshold Control for Low-Jitter Locking
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Digital phase-locked loops (PLLs) face challenges in high-frequency applications due to latency and response time issues in analog PLLs, and they suffer from inherent jitter, requiring a tradeoff between tracking bandwidth and jitter, especially at frequencies above 1 GHz.
Innovation Solution
A digital PLL design that adjusts the frequency of the output signal based on phase differences between the reference and output signals, using a phase detection module to generate adjustment signals for the oscillator module, with distinct adjustments when phase differences are below or above a threshold, allowing for multiple operating modes to manage jitter and bandwidth.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If analog PLLs are used for high-frequency applications, then the ability to lock output signal with input reference signal is improved, but latency and response time of the analog circuitry worsen
Solution Approach 1:
The patent replaces the analog circuitry-based PLL with a digital PLL implementation. The phase detector, loop filter, and frequency controller are implemented using digital logic circuits instead of analog components. This substitution eliminates the latency and response time issues inherent in analog circuitry while maintaining the signal locking capability, as digital circuits can operate at higher frequencies with predictable timing characteristics.
2Loss of time
If digital PLLs are used to avoid analog circuitry latency, then response time is improved, but inherent jitter increases
Solution Approach 1:
The patent implements a dynamic adjustment mechanism where the frequency control word (FCW) is adjusted based on the detected phase difference. When the phase difference exceeds a threshold, the FCW is increased to accelerate frequency adjustment; when the phase difference is small, the FCW is decreased to reduce jitter. This dynamic adaptation allows the digital PLL to achieve fast response time while minimizing inherent jitter through intelligent control parameter adjustment.
3Productivity
If tracking bandwidth is increased in digital PLLs, then synchronization speed is improved, but inherent jitter increases
Solution Approach 1:
The patent changes the tracking bandwidth parameter dynamically based on operating conditions. The loop filter time constant and FCW adjustment magnitude are modified according to the phase difference threshold detection. By adjusting these parameters adaptively, the system can achieve high tracking bandwidth for fast synchronization when needed, while reducing bandwidth to minimize jitter during steady-state operation, thus resolving the tradeoff between synchronization speed and jitter.
Data Source
AI summary
Apparatus, systems and methods are provided for digital phase-locked loops. A digital phase-locked loop comprises an oscillator module configured to generate an output signal and a phase detection module coupled to the oscillator module. The phase detection module is configured to signal the oscillator module to adjust a frequency of the output signal by a first amount when a phase difference between a reference signal and the output signal is less than a threshold amount, and signal the oscillator module to adjust the frequency by a greater amount when the phase difference is greater than the threshold amount.