Digitally-Assisted Voltage Regulator PVT Compensation

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Boost converters in mixed signal circuits face performance degradation due to process, voltage, and temperature (PVT) variations, which existing solutions address by using on-chip sensors, increasing die area and cost.

Innovation Solution

A digitally-assisted voltage regulator with a compensation circuit and a variable strength gate driver that digitizes the load profile to compensate for PVT variations without requiring process and temperature sensors, using a digital reference code to adjust the voltage level and gate driver strength.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If on-chip process and temperature sensors are connected to the voltage regulator to compensate for PVT variations, then the regulated supply voltage stability is improved, but the die area and device complexity increase

Engineering Contradiction:
Improveregulated supply voltage stabilityVSAvoiddie area
Core Design Contradiction:
ReliabilityVSArea of stationary object

Solution Approach 1:

The patent extracts the sensing function from dedicated physical sensors and integrates it into the existing voltage regulator control circuitry. The ramp-rate detection capability is embedded within the gate driver or regulator itself, eliminating the need for separate process and temperature sensors while maintaining compensation functionality.

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The voltage regulator and gate driver circuits are designed to perform multiple functions: voltage regulation, ramp-rate detection, and PVT compensation. By making these circuits universal and multi-functional, the patent eliminates dedicated sensor components while achieving the same compensation effect through the existing control infrastructure.

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Reliability

If on-chip process and temperature sensors are connected to the voltage regulator to compensate for PVT variations, then the regulated supply voltage stability is improved, but the device complexity increases

Engineering Contradiction:
Improveregulated supply voltage stabilityVSAvoiddevice complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent extracts the sensing function from dedicated physical sensors and integrates it into the existing voltage regulator control circuitry. The ramp-rate detection capability is embedded within the gate driver or regulator itself, eliminating the need for separate process and temperature sensors while maintaining compensation functionality.

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The patent merges the compensation function into the existing voltage regulator and gate driver circuits. By combining multiple functions (voltage regulation, ramp-rate detection, and PVT compensation) into unified control circuitry, the device complexity is reduced compared to having separate dedicated sensors and compensation circuits.

Inventive Principle:
Principle #5Merging (Combining)

3Reliability

If conventional process and temperature sensors are used for PVT compensation, then the performance degradation due to PVT variations is reduced, but the cost increases

Engineering Contradiction:
Improveperformance stability under PVT variationsVSAvoidmanufacturing cost
Core Design Contradiction:
ReliabilityVSEase of manufacture

Solution Approach 1:

The patent extracts the sensing function from dedicated physical sensors and integrates it into the existing voltage regulator control circuitry. The ramp-rate detection capability is embedded within the gate driver or regulator itself, eliminating the need for separate process and temperature sensors while maintaining compensation functionality.

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The patent uses inexpensive, easily manufacturable circuit elements (standard transistors, capacitors, and logic gates within the existing regulator) to perform sensing and compensation functions that would otherwise require expensive dedicated sensors. This approach reduces manufacturing cost while achieving the same performance benefit.

Inventive Principle:
Principle #27Cheap short-living objects (Disposable)

4Device complexity

If the gate driver strength is fixed, then the circuit design is simpler, but the ability to compensate for PVT variations is reduced

Engineering Contradiction:
Improvecircuit design simplicityVSAvoidcompensation effectiveness
Core Design Contradiction:
Device complexityVSReliability

Solution Approach 1:

The patent implements dynamic adjustment of the gate driver strength based on detected ramp-rate variations. The control circuit modifies the driver strength in real-time according to operating conditions, enabling effective PVT compensation. This dynamic approach balances the trade-off between circuit complexity and compensation effectiveness.

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS10338619B2Voltage regulator with performance compensation
Publication Date: 2019.07.02 NXP BV
  • US10338619B2 patent drawing
  • US10338619B2 patent drawing
  • US10338619B2 patent drawing

AI summary

A digitally-assisted voltage regulator includes a gate driver circuit and a compensation circuit. The voltage regulator digitizes the load profile, and uses the digital information to compensate for process and temperature variations. The voltage regulator outputs a regulated voltage signal and one or more control signals based on a supply voltage and a reference voltage. The gate driver circuit receives the regulated voltage signal and generates a gate driver signal. The compensation circuit receives the control signal and generates first and second compensation signals. The voltage regulator regulates a voltage level of the regulated voltage signal using the regulator compensation signal, and controls a ramp-rate of the gate driver signal using the second compensation signal.