DIMM Card Memory Architecture for Power Failure Data Preservation

Resolve Bottlenecks,
Find Innovative SolutionsGenerate Solutions

Solution Overview

Problem

Traditional volatile system memory loses program state during power failures, and existing solutions like NVDIMM-N are limited in versatility and power efficiency.

Innovation Solution

A multi-level system memory architecture using a DIMM card with DRAM as a cache for non-volatile memory, allowing data transfer during power failures and supporting various operational modes, including a memory side cache and a higher priority memory region, to enhance system memory performance and versatility without significant power consumption.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If traditional volatile DRAM memory is used for system memory, then fast access speed is achieved, but data is lost during power failures

Engineering Contradiction:

Improveaccess speedVSAvoiddata preservation during power failure

Core Design Contradiction:

SpeedVSReliability

Solution Approach 1:

The memory system is segmented into two distinct memory types: volatile DRAM memory for fast access and non-volatile memory for data preservation. This segmentation allows each memory type to fulfill its specialized function, resolving the contradiction between speed and reliability

Inventive Principle:

Principle #1Segmentation

Solution Approach 2:

The patent implements a nested memory architecture where DRAM memory is nested within the same memory card as non-volatile memory. The DRAM operates as a cache layer that can be quickly populated from non-volatile memory, creating a nested structure that combines the advantages of both memory types

Inventive Principle:

Principle #7Nested doll (Nesting)

2Reliability

If non-volatile memory is used as system memory, then data is preserved during power failures, but access time increases

Engineering Contradiction:

Improvedata preservation during power failureVSAvoidaccess speed

Core Design Contradiction:

ReliabilityVSSpeed

Solution Approach 1:

Data is preliminarily loaded from non-volatile memory into DRAM cache memory before actual access is needed. This preliminary action ensures that frequently accessed data is already in the fast DRAM memory, reducing access time while maintaining data preservation capabilities

Inventive Principle:

Principle #10Preliminary action

Solution Approach 2:

The DRAM memory acts as an intermediary between the non-volatile memory and the processor. It mediates access requests by providing fast access to cached data while the non-volatile memory serves as the persistent storage backend, resolving the speed-reliability contradiction

Inventive Principle:

Principle #24Intermediary (Mediator)

3Adaptability or versatility

If a multi-level memory system with DRAM and non-volatile memory is implemented, then versatility and performance are improved, but device complexity increases

Engineering Contradiction:

Improvememory usage modesVSAvoidmemory architecture complexity

Core Design Contradiction:

Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The memory card is designed with multi-functionality, supporting multiple usage modes including DRAM as cache, DRAM as main memory, and non-volatile memory as main memory. This universal design allows the same hardware structure to adapt to different system requirements, improving versatility without proportionally increasing complexity

Inventive Principle:

Principle #6Universality (Multi-functionality)

Data Source

PatentUS11741011B2Memory card with volatile and non volatile memory space having multiple usage model configurations

Publication Date: 2023.08.29 INTEL CORP

AI summary

An apparatus is described that includes a memory card. The memory card also includes volatile memory devices. The memory card also includes non volatile memory devices. The memory card is configurable to implement a first portion of the storage space of the non volatile memory devices as system memory. The memory card also includes a controller to manage, upon a power down event, the transfer of information from the volatile memory devices into a second portion of the storage space of the non volatile memory devices.