Direct-Bonded Optoelectronic Interconnect for Dense Silicon Photonics
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional bonding methods for integrating III-V compound semiconductors with silicon photonics face challenges due to optical mode matching requirements and the use of bulky solder interconnects, which hinder high-density integration and precision photolithography.
Innovation Solution
A direct-bonded optoelectronic interconnect that combines electrical and optical connections through dielectric-to-dielectric and metal-to-metal bonding, allowing fully-processed optoelectronic dies to be integrated with silicon or SOI wafers, enabling high-density integration and precise photolithography.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If conventional die-to-wafer bonding with solder interconnects is used to bond III-V compound semiconductor dies to silicon wafers, then electrical connections are established, but the bulky solder interconnects obstruct the optical path and prevent high-density integration
Solution Approach 1:
The patent removes the solder interconnect layer from the bonding interface, extracting the problematic element that obstructed the optical path. Instead of using solder bumps or wires, the invention directly bonds the III-V die to the silicon wafer through adhesive layers applied to the bonding surfaces, eliminating the bulky intermediate connection structure entirely.
Solution Approach 2:
The patent introduces adhesive layers as intermediary materials between the III-V die and silicon wafer bonding surfaces. These adhesive layers serve as both mechanical bonders and optical transparent windows, replacing the solder interconnects while maintaining electrical connectivity through conductive adhesive formulations or separate contact pads.
2Ease of manufacture
If III-V compound semiconductor dies are bonded to silicon wafers using conventional methods, then integration is achieved, but the process cannot support high-density photolithography due to limited precision over topographic surfaces
Solution Approach 1:
The patent performs photolithography and device fabrication on the III-V dies while they are still mounted on their native epitaxial wafers, before the bonding step to silicon. This preliminary processing ensures high precision photolithography can be performed on flat surfaces, and the pre-fabricated dies are then bonded to the silicon substrate with precise alignment features.
Solution Approach 2:
The patent separates the photolithography processing dimension from the bonding dimension by performing all precision lithography work in the die-fabrication stage on flat epitaxial surfaces, then transitioning to the bonding stage where alignment occurs through dimensional matching of bonding interfaces rather than surface-topography-based photolithography.
3Illumination intensity
If thick transparent substrates such as sapphire or indium phosphide are bonded onto silicon wafers, then optical mode matching is achieved, but conventional bonding cannot be used due to substrate thickness and material compatibility issues
Solution Approach 1:
The patent applies different material properties to different regions of the bonding interface: the bonding surfaces are prepared with specific adhesive layers for mechanical bonding, while the bulk substrate materials (sapphire, InP, or III-V compounds) maintain their optical properties for mode matching. This localized functional differentiation enables both optical compatibility and manufacturable bonding.
Solution Approach 2:
The patent changes the bonding parameters by using adhesive-based bonding processes that can accommodate thick substrates and diverse material combinations. Instead of requiring thin substrates for conventional bonding, the invention uses controlled adhesive layer thickness and bonding conditions (temperature, pressure, time) to enable bonding of thick optical substrates to silicon wafers.
4Device complexity
If unprocessed photonic dies are bonded to silicon wafers to avoid solder interconnects, then adhesive-free bonding is achieved, but metal contacts must be fabricated after bonding in retroactive front-end steps
Solution Approach 1:
The patent performs all metal contact fabrication, electrode formation, and electrical interconnect creation on the III-V dies before bonding them to the silicon wafer. This preliminary processing eliminates the need for retroactive front-end steps after bonding, as all electrical connections are pre-established on the dies themselves.
Solution Approach 2:
The patent inverts the conventional sequence by completing all electrical interconnect fabrication before bonding, rather than attempting to add contacts after bonding. This reversal of the processing sequence enables full device processing before integration, improving both precision and productivity.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
Enables high-density integration of photonics with microelectronics by using adhesive-free and solder-free bonding, allowing for the use of known-good-dies and scalable photolithography, thereby improving integration density and reducing complexity.
Implementation Method 1
The respective optical windows are direct-bonded to each other across the bonding interface by adhesive-free dielectric-to-dielectric direct-bonding
Implementation Method 2
The respective coplanar metal electrical contacts are direct-bonded to each other across the same bonding interface using metal-to-metal direct-bonding
Implementation Method 3
A top and bottom cladding of silicon dioxide (silica) on a waveguide structure made of silicon confines the infrared light within the silicon by total internal reflection (TIR) due to differences in the refraction indices of silicon and silicon dioxide
Data Source
AI summary
Direct-bonded optoelectronic interconnects for high-density integrated photonics are provided. A combined electrical and optical interconnect enables direct-bonding of fully-processed optoelectronic dies or wafers to wafers with optoelectronic driver circuitry. The photonic devices may be III-V semiconductor devices. Direct-bonding to silicon or silicon-on-insulator (SOI) wafers enables the integration of photonics with high-density CMOS and other microelectronics packages. Each bonding surface has an optical window to be coupled by direct-bonding. Coplanar electrical contacts lie to the outside, or may circumscribe the respective optical windows and are also direct-bonded across the interface using metal-to-metal direct-bonding, without interfering with the optical windows. Direct hybrid bonding can accomplish both optical and electrical bonding in one overall operation, to mass-produce mLED video displays. The adhesive-free dielectric-to-dielectric direct bonding and solder-free metal-to-metal direct bonding creates high-density electrical interconnects on the same bonding interface as the bonded optical interconnect. Known-good-dies may be used, which is not possible conventionally, and photolithography over their top surfaces can scale to high density.