Direct Coupling Between Function Blocks in Reconfigurable Circuits

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Reconfigurable devices face inefficiencies in area efficiency and processing speed due to increased hardware size and wiring delays caused by the need for larger programmable switches and configuration memories when handling multiple inputs or data widths, limiting their flexibility and integration density.

Innovation Solution

The implementation of a reconfigurable integrated circuit design where at least a pair of function blocks are connected directly without programmable switches, allowing data to be input through direct ports, thereby reducing the need for increased hardware size and maintaining flexibility in circuit configuration.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If the number of input ports to a function block is increased to handle multiple inputs or wider data widths, then the processing capability is improved, but the hardware size (programmable switch and configuration memory) increases

Engineering Contradiction:
Improveprocessing capabilityVSAvoidhardware size
Core Design Contradiction:
Adaptability or versatilityVSQuantity of substance

Solution Approach 1:

The patent segments the input ports into two categories: programmable input ports connected through programmable switches for flexible configuration, and direct input ports connected directly to the function block without intervening switches for efficient data input. This segmentation allows the system to handle multiple inputs and wider data widths without requiring larger programmable switches or configuration memories, as the direct input ports bypass the programmable routing infrastructure.

Inventive Principle:
Principle #1Segmentation

2Adaptability or versatility

If larger programmable switches and configuration memories are used to handle multiple inputs, then the flexibility is improved, but the area efficiency deteriorates

Engineering Contradiction:
ImproveflexibilityVSAvoidarea efficiency
Core Design Contradiction:
Adaptability or versatilityVSArea of stationary object

Solution Approach 1:

The patent divides the input interface into programmable input ports and direct input ports. The programmable input ports maintain flexibility for configurable routing, while the direct input ports provide area-efficient data input paths that do not require additional programmable switch fabric or configuration memory resources. This segmentation resolves the contradiction by achieving both flexibility and area efficiency simultaneously.

Inventive Principle:
Principle #1Segmentation

3Adaptability or versatility

If more function blocks are connected through programmable switches, then the reconfigurability is improved, but the processing speed deteriorates due to wiring delays

Engineering Contradiction:
ImprovereconfigurabilityVSAvoidprocessing speed
Core Design Contradiction:
Adaptability or versatilityVSSpeed

Solution Approach 1:

The patent creates two types of connection paths: programmable switch-mediated connections for reconfigurable routing, and direct connections for high-speed data transfer. By segmenting the connection architecture, the system can maintain reconfigurability through programmable paths while achieving high processing speed through direct paths that eliminate wiring delays associated with programmable switches.

Inventive Principle:
Principle #1Segmentation

Data Source

PatentUS8041925B2Switch coupled function blocks with additional direct coupling and internal data passing from input to output to facilitate more switched inputs to second block
Publication Date: 2011.10.18 RENESAS ELECTRONICS CORP
  • US8041925B2 patent drawing
  • US8041925B2 patent drawing
  • US8041925B2 patent drawing

AI summary

A reconfigurable integrated circuit includes a plurality of function blocks and a plurality of programmable switches to switchably connect between function blocks included in the plurality of function blocks. The plurality of function blocks each includes at least one operation unit or one memory unit. The plurality of function blocks each includes at least one data input port connected to at least on of the plurality of programmable switches and at least one data output port connected to at least one of the plurality of programmable switches. Further, at least a pair of function blocks included in the plurality of function blocks is connected without intervening the programmable switch and data being output from a direct output port included in one of the pair of function blocks can be input to a direct input port included in the other of the pair of function blocks.