Direct RF Sampling NFC Receiver Architecture
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing NFC receiver architectures face challenges with high complexity, large silicon area, limited sensitivity, and restricted demodulation capabilities due to low resolution and sampling frequency, especially in mobile devices and Tablet PCs.
Innovation Solution
A Near Field Communication (NFC) receiver architecture that employs direct RF sampling with a high-resolution ADC operating at a sampling rate four times the carrier frequency, incorporating a carrier frequency offset (CFO) module for correction, digital downconversion, and advanced digital processing for demodulation, enabling both amplitude and phase demodulation.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If direct RF sampling with high-resolution ADC is used, then measurement precision and sensitivity are improved, but device complexity and power consumption increase
Solution Approach 1:
The patent replaces complex analog front-end circuitry with digital signal processing. Specifically, it substitutes analog mixing, filtering, and frequency conversion stages with direct RF sampling followed by digital downconversion and processing. This digital substitution simplifies the analog architecture while maintaining or improving measurement precision through higher-resolution ADC sampling at rates exceeding the carrier frequency.
2Measurement precision
If direct RF sampling with high-resolution ADC is used, then measurement precision is improved, but area of stationary object increases
Solution Approach 1:
The patent extracts and removes unnecessary analog components from the receiver architecture. By eliminating analog mixers, local oscillators, and multiple filtering stages, the design reduces the overall silicon area occupied by the receiver while concentrating functionality in a high-resolution ADC and digital processing units, which can be more area-efficient when implemented in modern CMOS processes.
3Device complexity
If envelope detector architecture is used, then device complexity is reduced, but measurement precision and sensitivity deteriorate
Solution Approach 1:
The patent changes the fundamental operating parameters of the receiver by sampling at a rate exceeding the carrier frequency (fs > fc) rather than using traditional envelope detection. This parameter change enables the system to capture full RF signal information including phase and amplitude, thereby improving measurement precision while maintaining manageable complexity through unified digital processing for both AM and PM demodulation.
4Adaptability or versatility
If traditional downconversion architecture is used, then adaptability is improved, but device complexity and area increase
Solution Approach 1:
The patent implements a universal receiver architecture where a single direct RF sampling path with high-resolution ADC can perform both amplitude modulation (AM) and phase modulation (PM) demodulation. By sampling above the carrier frequency and using digital downconversion followed by appropriate demodulation algorithms, the system achieves multi-functionality without requiring separate analog paths for different modulation types, thereby reducing overall device complexity.
Data Source
Figure 1A~1B
Figure 2A~2B
Figure 3A~4
AI summary
Embodiments of the invention provide a system and method for direct RF sampling a Near Field Communication (NFC) receiver at a rate higher than the carrier frequency by reducing and shifting requirements at a front end analog module to a digital module.