Direct Write Lithography for Integrated Circuit Layout Optimization

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

As integrated circuit manufacturing scales down, unwanted variability in circuit feature size and positioning leads to reduced yield and performance issues, with existing methods being time-consuming and expensive due to reliance on fixed masks.

Innovation Solution

The use of direct write lithography allows for dynamic adjustment of integrated circuit layer designs based on measured performance characteristics, enabling modifications to be made without fixed masks, using techniques like electron beam, inkjet, or aerosol jet printing, and incorporating automatic feedback processes to optimize circuit performance.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Manufacturing precision

If fixed masks are used for lithography, then manufacturing precision is maintained, but adaptability and productivity deteriorate due to time-consuming mask changes

Engineering Contradiction:
Improvecircuit feature size and positioning precisionVSAvoidlayout design adaptability
Core Design Contradiction:
Manufacturing precisionVSAdaptability or versatility

Solution Approach 1:

The patent uses direct write lithography to create digital copies of circuit layouts without physical masks. The layout design is stored as digital data and can be reproduced and modified electronically, eliminating the need for physical mask fabrication and changing while maintaining manufacturing precision through controlled writing processes

Inventive Principle:
Principle #26Copying

Solution Approach 2:

The patent implements dynamic layout adjustment by measuring performance characteristics of manufactured circuits and automatically modifying subsequent layout designs. This creates a feedback loop where the layout adapts in real-time based on measured performance, transforming the static mask-based process into a dynamic, self-correcting manufacturing system

Inventive Principle:
Principle #15Dynamics

2Ease of manufacture

If fixed masks are used for lithography, then manufacturing cost is reduced, but productivity deteriorates due to time-consuming mask changes

Engineering Contradiction:
Improvemanufacturing costVSAvoidmanufacturing speed
Core Design Contradiction:
Ease of manufactureVSProductivity

Solution Approach 1:

The patent replaces expensive physical masks with digital layout representations that can be stored and reproduced without additional fabrication costs. This digital copying approach eliminates mask manufacturing expenses while enabling rapid layout changes through software modification rather than physical mask production

Inventive Principle:
Principle #26Copying

Solution Approach 2:

The patent performs preliminary measurement of performance characteristics on manufactured circuits before final assembly. This allows layout adjustments to be made in advance for subsequent circuits, preventing defects from propagating through the entire production batch and improving overall manufacturing efficiency

Inventive Principle:
Principle #10Preliminary action

3Reliability

If layout design is modified for performance optimization, then reliability improves, but device complexity increases due to individual circuit adjustments

Engineering Contradiction:
Improvecircuit performance reliabilityVSAvoidmanufacturing process complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent implements an automated feedback system where performance characteristics of manufactured circuits are measured and used to automatically adjust subsequent layout designs. This closed-loop control system maintains consistency in adjustments and eliminates manual intervention, preventing complexity from escalating despite individual circuit optimizations

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The patent creates a universal layout design system that can be applied across multiple circuits and production batches. The same measurement and adjustment methodology is used universally, and the digital layout framework allows a single design to serve multiple functions including manufacturing, testing, and optimization across different circuit instances

Inventive Principle:
Principle #6Universality (Multi-functionality)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This approach enhances yield and performance by allowing real-time adjustments to circuit layouts, improving speed and reliability of integrated circuits without the need for costly mask changes, thereby addressing variability issues and optimizing circuit performance.

Implementation Method 1

direct write electron beam lithography may be used to remove that short circuit and restore proper operation

Methodology Applied
Scientific EffectElectron beam lithography: Electron Beam

Implementation Method 2

These include inkjet circuit printing and aerosol jet circuit printing

Methodology Applied
Scientific EffectInkjet printing:

Implementation Method 3

These include inkjet circuit printing and aerosol jet circuit printing

Methodology Applied
Scientific EffectAerosol jet printing: Aerosol

Data Source

PatentEP3022605B1Integrated circuit manufacture using direct write lithography
Publication Date: 2020.02.19 ARM LTD
  • EP3022605B1 patent drawingFigure 1
  • EP3022605B1 patent drawingFigure 2
  • EP3022605B1 patent drawingFigure 3~4

AI summary

Integrated circuits are manufactured using a direct write lithography step to at least partially form at least one layer within the integrated circuit. The performance characteristics of an at least partially formed integrated circuit are measured and then the layout design to be applied with a direct write lithography step is varied in dependence upon those performance characteristics. Accordingly, the performance of an individual integrated circuit, wafer of integrated circuits or batch of wafers may be altered.