Dishing Prevention Dummy Gates in Semiconductor Devices

Resolve Bottlenecks,
Find Innovative SolutionsGenerate Solutions

Solution Overview

Problem

The increasing feature size reduction and functional density in integrated chips lead to electrical isolation challenges, particularly due to 'dishing' effects during chemical-mechanical planarization, which cause leakage paths between adjacent devices, especially in high voltage applications.

Innovation Solution

Incorporating dishing prevention dummy gates within a dielectric layer over IC regions, these gates provide structural support during fabrication, reducing the occurrence of dishing and enhancing electrical isolation by acting as support pillars during subsequent processing steps.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If feature size is reduced and functional density is increased, then device integration is improved, but dishing effects during CMP cause leakage paths between adjacent devices

Engineering Contradiction:

Improvefunctional densityVSAvoidelectrical isolation

Core Design Contradiction:

ProductivityVSReliability

Solution Approach 1:

Dummy gates are formed in advance during the gate formation process, before CMP processing occurs. These pre-positioned structures serve as protective elements that prevent dishing-induced leakage paths from forming during subsequent planarization steps, thereby maintaining electrical isolation while enabling high functional density

Inventive Principle:

Principle #10Preliminary action

Solution Approach 2:

The dummy gates act as intermediary protective structures between the CMP process and the actual device gates. By positioning these dummy structures adjacent to or over the device gates, they serve as a buffer that absorbs the harmful dishing effects, preventing direct damage to the functional devices and maintaining electrical isolation

Inventive Principle:

Principle #24Intermediary (Mediator)

2Reliability

If dummy gates are added to prevent dishing, then electrical isolation is improved, but device complexity increases

Engineering Contradiction:

Improveelectrical isolationVSAvoidstructure complexity

Core Design Contradiction:

ReliabilityVSDevice complexity

Solution Approach 1:

The formation of dummy gates is merged with the existing gate formation process flow. By integrating dummy gate creation into the standard fabrication sequence rather than adding a separate process step, the solution improves electrical isolation without significantly increasing overall device complexity or manufacturing complexity

Inventive Principle:

Principle #5Merging (Combining)

Solution Approach 2:

The dummy gates serve multiple functions: they prevent dishing effects during CMP, maintain electrical isolation between devices, and can be formed using the same materials and processes as the functional gates. This multi-functionality reduces the need for additional specialized structures, thereby limiting the increase in device complexity while achieving improved electrical isolation

Inventive Principle:

Principle #6Universality (Multi-functionality)

Data Source

PatentUS11569363B2Dishing prevention dummy structures for semiconductor devices

Publication Date: 2023.01.31 TAIWAN SEMICONDUCTOR MANUFACTURING CO LTD

AI summary

In some embodiments, an integrated circuit is provided. The integrated circuit may include an inner ring-shaped isolation structure that is disposed in a semiconductor substrate. Further, the inner-ring shaped isolation structure may demarcate a device region. An inner ring-shaped well is disposed in the semiconductor substrate and surrounds the inner ring-shaped isolation structure. A plurality of dummy gates are arranged over the inner ring-shaped well. Moreover, the plurality of dummy gates are arranged within an interlayer dielectric layer.