Display Chip Architecture for Low-Bandwidth Sensor Fusion

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing vehicle display systems require high data transmission bandwidth to analyze images from multiple sensor devices at the head end, which is inefficient and resource-intensive.

Innovation Solution

A display system that integrates a system chip with an image processor circuit, a central processor circuit, and a timing controller circuit, which analyzes detection signals from sensor devices and generates integrated commands to drive the display, reducing the need for high-bandwidth image data transmission.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If image data from multiple sensor devices is transmitted to the head end for analysis, then comprehensive monitoring and analysis can be achieved, but large data transmission bandwidth is required

Engineering Contradiction:
Improveanalysis accuracyVSAvoiddata transmission bandwidth
Core Design Contradiction:
Measurement precisionVSQuantity of substance

Solution Approach 1:

The patent divides the image processing function into two segments: the image processor circuit performs preliminary analysis of detection signals from sensor devices and extracts key information, while the central processor circuit receives only the analyzed results rather than raw image data. This segmentation allows comprehensive monitoring while significantly reducing the bandwidth required for data transmission.

Inventive Principle:
Principle #1Segmentation

2Ease of operation

If all images are analyzed at the head end, then centralized control is achieved, but resource-intensive high bandwidth is required

Engineering Contradiction:
Improvecentralized controlVSAvoidresource utilization
Core Design Contradiction:
Ease of operationVSUse of energy by moving object

Solution Approach 1:

The image processor circuit acts as an intermediary between the sensor devices and the central processor circuit. It processes detection signals locally and transmits only the essential analyzed information to the central processor, thereby maintaining centralized control capability while dramatically reducing resource consumption and bandwidth requirements.

Inventive Principle:
Principle #24Intermediary (Mediator)

3Adaptability or versatility

If sensor device module and display module are independently designed, then module flexibility is achieved, but large bandwidth is needed for image transmission

Engineering Contradiction:
Improvemodule flexibilityVSAvoidimage data bandwidth
Core Design Contradiction:
Adaptability or versatilityVSQuantity of substance

Solution Approach 1:

The patent merges the image processing function into the system chip by integrating the image processor circuit and central processor circuit on the same chip. This integration allows the sensor device module and display module to remain independently designed and flexible, while the combined processing capability reduces the bandwidth needed for image data transmission by processing images locally rather than transmitting them externally.

Inventive Principle:
Principle #5Merging (Combining)

Data Source

PatentEP4553641A1Display system and system chip
Publication Date: 2025.05.14 INNOLUX CORP
  • EP4553641A1 patent drawingFigure 1
  • EP4553641A1 patent drawingFigure 2
  • EP4553641A1 patent drawingFigure 3

AI summary

A display system (200, 300, 400) includes a display (210), a plurality of first sensor devices (220_1, 220_2, 220_3, 220_4), and a system chip (230). The first sensor devices (220_1, 220_2, 220_3, 220_4) are configured to provide a plurality of detection signals (S1). The system chip (230) is electrically connected to the display (210) and the first sensor devices (220_1, 220_2, 220_3, 220_4). The system chip (230) includes an image processor circuit (232), a central processor circuit (234), and a timing controller circuit (236). The image processor circuit (232) is configured to analyze the detection signals (S1). The central processor circuit (234) is configured to generate an integrated command (S2) according to the analyzed plurality of detection signals (S1). The timing controller circuit (236) is configured to drive the display (210) to display an image according to the integrated command (S2).