Display Data Interface Device With 10-Bit To 11-Bit Encoding

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

High data transfer rates between a timing controller and a source driver in display apparatuses lead to data transfer errors, and existing encoding and decoding technologies face challenges in balancing maximum run length and DC balance, resulting in increased overhead and complexity.

Innovation Solution

A data interface device with an embedded encoder that encodes a 10-bit original data packet as an 11-bit transfer packet, setting a maximum run length of 5 and a DC balance of 8:3, and an embedded decoder that decodes the 11-bit packet back to 10-bits using case delimiters to minimize overhead and reduce data transfer errors.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If encoding technology is used to reduce data transfer error rate, then data transfer reliability is improved, but overhead increases and decoding process becomes complicated

Engineering Contradiction:
Improvedata transfer reliabilityVSAvoiddecoding process complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent applies parameter changes by modifying the data packet structure from 10-bit to 11-bit, setting specific maximum run length (5) and DC balance (8:3) parameters. This controlled parameter change achieves reliable data transfer while keeping the encoding/decoding process simple and overhead minimal.

Inventive Principle:
Principle #35Parameter changes

2Reliability

If the number of data bits is extended to satisfy encoding conditions, then data transfer error rate is reduced, but overhead increases and high-speed transfer becomes difficult

Engineering Contradiction:
Improvedata transfer error rateVSAvoiddata transfer speed
Core Design Contradiction:
ReliabilityVSSpeed

Solution Approach 1:

The patent extends the data bits from 10 to 11 and sets specific parameters (maximum run length of 5, DC balance of 8:3) to achieve reliable high-speed data transfer. This controlled parameter change reduces error rate while maintaining high transfer speed capability.

Inventive Principle:
Principle #35Parameter changes

3Productivity

If overhead is reduced by minimizing bit extension, then data transfer efficiency is improved, but encoding conditions for reducing error rate become harder to satisfy

Engineering Contradiction:
Improvedata transfer efficiencyVSAvoiddata transfer error rate
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The patent achieves optimal balance by extending bits from 10 to 11 (minimal overhead) and setting specific parameters (maximum run length 5, DC balance 8:3). This minimal parameter change satisfies encoding conditions for error reduction while maintaining high transfer efficiency.

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS20250208866A1Data Interface Device of Display Apparatus
Publication Date: 2025.06.26 LG DISPLAY CO LTD
  • US20250208866A1 patent drawing
  • US20250208866A1 patent drawing
  • US20250208866A1 patent drawing

AI summary

A data interface device of a display apparatus includes a transfer device including an embedded encoder configured to encode a 10-bit original data packet as an 11-bit transfer data packet to transfer the 11-bit transfer data packet and a reception device including an embedded decoder configured to the 11-bit transfer data packet, received from the transfer device through an interface circuit, as the 10-bit original data packet.