Display Device Conductive Pattern Overlap Parasitic Capacitor Removal
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The formation of parasitic capacitors between conductive patterns and transistors in organic light-emitting display devices deteriorates display quality by affecting the operation of transistors, particularly the initialization power source voltage uniformity.
Innovation Solution
The design includes a conductive pattern and contact holes that overlap each other, specifically connecting a transistor to a data line through a bridge pattern, preventing the formation of parasitic capacitors between the conductive pattern and other transistors, thereby improving display quality.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If conductive patterns and transistors are connected in conventional configurations, then signal transmission is achieved, but parasitic capacitors are formed unintentionally which deteriorate display quality
Solution Approach 1:
The patent extracts and removes the harmful parasitic capacitor by introducing a gap between the conductive pattern and the transistor. Specifically, the conductive pattern is positioned to overlap with the second transistor while maintaining separation from other transistors, and contact holes are strategically placed to connect only the necessary components, eliminating unintended capacitive coupling.
Solution Approach 2:
The patent applies local quality by creating different spatial relationships for the conductive pattern with different transistors. The conductive pattern overlaps with the second transistor to enable signal transmission while maintaining a gap from other transistors to prevent parasitic capacitor formation. This localized differentiation of spatial positioning resolves the contradiction between signal connection and parasitic elimination.
2Ease of operation
If conductive patterns are positioned to overlap with transistors for connection, then signal transmission is enabled, but parasitic capacitors are formed between the conductive pattern and other transistors
Solution Approach 1:
The patent implements local quality by differentiating the spatial relationship between the conductive pattern and various transistors. The conductive pattern is positioned to overlap with the second transistor for signal transmission while maintaining a gap from other transistors. This localized spatial differentiation enables signal transmission functionality while preventing parasitic capacitor formation with unrelated components.
Solution Approach 2:
The patent uses contact holes as intermediary structures to achieve the desired connection. The contact holes are positioned to connect the conductive pattern to the second transistor while avoiding direct contact with other transistors. This intermediary approach enables signal transmission through the conductive pattern while preventing unintended capacitive coupling with other transistor components.
3Reliability
If conventional connection structures are used, then pixel circuit functionality is maintained, but uniform voltage supply to initialization power source is compromised due to parasitic capacitors
Solution Approach 1:
The patent removes the parasitic capacitor that causes non-uniform voltage supply by introducing a gap between the conductive pattern and transistors. This extraction of the harmful capacitive element restores uniform voltage supply to the initialization power source while maintaining the necessary pixel circuit functionality through strategically positioned contact holes.
Solution Approach 2:
The patent applies local quality by positioning the conductive pattern and contact holes in specific locations that enable voltage transmission to the initialization power source while avoiding parasitic coupling. The conductive pattern overlaps with the second transistor and contact holes are placed to connect only the necessary components, ensuring uniform voltage supply without requiring complex additional structures.
Data Source
AI summary
Disclosed herein is a display device. The display device includes a plurality of data lines to supply data signals, a plurality of pixels each including a light-emitting element, a first transistor to control current flowing through the light-emitting element, and a second transistor connected between the first transistor and one of the plurality of data lines, and a conductive pattern disposed on and connected to the second transistor through a first contact hole. The data line is disposed on a layer different from that of the bridge pattern, and is connected to the bridge pattern through a second contact hole. The first contact hole and the second contact hole overlap each other, when viewed on a plane.