Display Device Electrostatic Discharge Bottom Metal Layer

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Display devices face challenges in minimizing the non-display area while effectively preventing static electricity from flowing into the display area, which can lead to pixel circuit malfunctions.

Innovation Solution

Incorporating a bottom metal layer in the electrostatic discharge portion of the display device to increase capacitance, thereby reducing the area of the electrostatic discharge portion and blocking static electricity inflow, while maintaining the display device's functionality.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If the electrostatic discharge portion area is increased to effectively block static electricity, then the static electricity prevention capability is improved, but the non-display area increases

Engineering Contradiction:
Improvestatic electricity prevention capabilityVSAvoidnon-display area
Core Design Contradiction:
ReliabilityVSArea of stationary object

Solution Approach 1:

The patent changes the electrical parameter (capacitance) of the electrostatic discharge portion by adding a bottom metal layer. This increases the capacitance value, allowing the electrostatic discharge portion to store more charge and effectively block static electricity with a smaller physical area, thus resolving the contradiction between prevention capability and area occupation.

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

The patent adds a bottom metal layer beneath the existing electrostatic discharge portion structure, utilizing the vertical dimension (z-axis) to increase capacitance. This allows the electrostatic discharge portion to maintain its blocking function while reducing its footprint in the planar dimensions, thereby reducing the non-display area.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

2Area of stationary object

If the electrostatic discharge portion area is reduced to minimize non-display area, then the dead space is reduced, but the static electricity blocking capability deteriorates

Engineering Contradiction:
Improveelectrostatic discharge portion areaVSAvoidstatic electricity blocking capability
Core Design Contradiction:
Area of stationary objectVSReliability

Solution Approach 1:

The patent compensates for the reduced area by changing the capacitance parameter through the addition of a bottom metal layer. The increased capacitance value allows the smaller electrostatic discharge portion to maintain adequate charge storage capacity and static electricity blocking capability despite the reduced physical dimensions.

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

By extending the electrostatic discharge portion into the vertical dimension with the bottom metal layer, the patent increases the effective capacitance without increasing the planar area. This allows the electrostatic discharge portion to maintain its blocking function in a compact footprint, resolving the contradiction between area reduction and capability maintenance.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

3Area of stationary object

If a bottom metal layer is added to increase capacitance, then the electrostatic discharge portion area can be reduced, but the device structure becomes more complex

Engineering Contradiction:
Improveelectrostatic discharge portion areaVSAvoidstructure complexity
Core Design Contradiction:
Area of stationary objectVSDevice complexity

Solution Approach 1:

The bottom metal layer is designed to serve multiple functions: it increases the capacitance of the electrostatic discharge portion, provides an additional electrode for charge storage, and can potentially serve as a grounding reference. This multi-functionality justifies the added structural element and reduces the net complexity increase.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The patent merges the bottom metal layer with the existing electrostatic discharge portion structure, creating an integrated capacitor configuration. By combining these elements into a unified structure rather than separate components, the patent reduces overall device complexity while achieving the desired capacitance increase and area reduction.

Inventive Principle:
Principle #5Merging (Combining)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

The solution effectively reduces the non-display area by minimizing the electrostatic discharge portion's area and enhances the device's ability to prevent static electricity from entering the display area, thus preventing pixel circuit malfunctions.

Implementation Method 1

disposing a bottom metal layer on an electrostatic discharge portion to increase a capacitance of a capacitor included in the electrostatic discharge portion

Methodology Applied
Scientific EffectCapacitance: Capacitance

Data Source

PatentUS11387306B2Display device
Publication Date: 2022.07.12 SAMSUNG DISPLAY CO LTD
  • US11387306B2 patent drawing
  • US11387306B2 patent drawing
  • US11387306B2 patent drawing

AI summary

A display device may include a substrate including a display area and a non-display area, pixels provided in the display area and each pixel including a pixel transistor and a light emitting element connected to the pixel transistor, a first driver provided in the non-display area and configured to provide a scan signal to the pixel, a scan line configured to transfer the scan signal to the pixel, a first fan-out line provided in the non-display area and connected to the scan line, and a first electrostatic discharge portion provided in the non-display area and located between the first fan-out line and the scan line. The first electrostatic discharge portion may include a bottom metal layer disposed on the substrate and a transistor disposed on and electrically connected to the bottom metal layer.