Display Device Scan Write Line Parasitic Capacitance Reduction

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The existing display devices suffer from image quality deterioration due to parasitic capacitance between the gate electrode of the driving transistor and the scan line, leading to non-uniform luminance among pixels.

Innovation Solution

The display device incorporates a scan write line and specific connection electrodes to prevent overlapping, thereby eliminating parasitic capacitance and ensuring uniform luminance across pixels.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Area of stationary object

If the scan line is positioned close to the gate electrode of the driving transistor for compact layout, then the device area is reduced, but parasitic capacitance increases causing image quality deterioration

Engineering Contradiction:
Improvedisplay device areaVSAvoidparasitic capacitance
Core Design Contradiction:
Area of stationary objectVSObject-affected harmful factors

Solution Approach 1:

The patent extracts the harmful overlapping region between the scan line and gate electrode by introducing connection electrodes that route the scan signal away from the gate electrode area. The scan line is connected to the gate electrode through intermediate connection electrodes positioned in different layers, eliminating direct overlap and thus removing the parasitic capacitance source while maintaining electrical connectivity.

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The patent resolves the spatial conflict by utilizing multiple fabrication layers. The scan line, connection electrodes, and gate electrode are positioned in different vertical layers (first interlayer insulating layer, second interlayer insulating layer, etc.), allowing compact horizontal layout without creating harmful overlaps in the vertical dimension.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

2Reliability

If connection electrodes are added to prevent parasitic capacitance, then image quality is improved, but device complexity increases

Engineering Contradiction:
Improveimage quality uniformityVSAvoidnumber of connection electrodes
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent merges the connection electrode function into the existing interlayer insulating layer structure. The connection electrodes are formed as part of the standard thin-film transistor fabrication process, utilizing the same material deposition and patterning steps as other conductive elements, thus adding minimal process complexity.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The connection electrodes serve as intermediary elements that mediate between the scan line and gate electrode. These intermediaries are positioned in intermediate layers and provide electrical connection without creating parasitic capacitance, effectively decoupling the harmful interaction while maintaining signal transmission.

Inventive Principle:
Principle #24Intermediary (Mediator)

Data Source

PatentUS20250069557A1Display device
Publication Date: 2025.02.27 SAMSUNG DISPLAY CO LTD
  • US20250069557A1 patent drawing
  • US20250069557A1 patent drawing
  • US20250069557A1 patent drawing

AI summary

A display device comprising a scan write line to which a scan write signal is applied, a data line to which a data voltage is applied, and a pixel electrically connected to the scan write line and the data line. The pixel comprises a light emitting element, a driving transistor that provides a driving current to the light emitting element according to a voltage of a gate electrode, a first transistor that supplies a data voltage of the data line to a first electrode of the driving transistor according to the scan write signal of the scan write line, a first connection electrode electrically connected to a gate electrode of the driving transistor, a first gate connection electrode electrically connected to a gate electrode of the first transistor, and a second connection electrode that electrically connects the scan write line to the first gate connection electrode.