Display Driver Memory Buffering for Refresh-Rate Image Transmission
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing electronic devices face challenges in efficiently managing image transmission and display refresh rates, leading to issues such as afterimages and flickering, particularly when transitioning between different refresh rates.
Innovation Solution
The electronic device employs a processor that dynamically adjusts image transmission based on refresh rates by utilizing a memory buffer to store images during certain time intervals, allowing for synchronized image scanning and display at varying refresh rates, including a first time interval with a higher refresh rate and a second time interval with a lower refresh rate, thereby optimizing image quality and reducing afterimages and flickering.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If image transmission is executed at high refresh rates, then display refresh rate is improved, but image quality deteriorates due to afterimages and flickering
Solution Approach 1:
The system dynamically adjusts the image transmission method based on the current refresh rate. At high refresh rates, it uses emission period-based timing to reduce afterimages and flickering, while at lower refresh rates, it uses shortest time interval timing to maintain image quality. This dynamic adaptation resolves the contradiction by selecting the optimal transmission method for each operating condition.
Solution Approach 2:
The patent changes the timing parameters of image transmission based on the refresh rate. It identifies different time intervals (first time interval for high refresh rate, second time interval for low refresh rate) and selects appropriate transmission timings within these intervals. This parameter adjustment allows the system to optimize both refresh rate performance and image quality.
2Object-affected harmful factors
If image transmission timing is adjusted for high refresh rate, then afterimages and flickering are reduced, but transmission efficiency deteriorates
Solution Approach 1:
The system dynamically switches between different transmission timing strategies based on the refresh rate condition. At high refresh rates, it employs emission period-based timing to minimize harmful visual artifacts. At lower refresh rates, it switches to shortest time interval timing to maximize transmission efficiency. This dynamic approach ensures optimal performance for each operating condition.
Solution Approach 2:
The patent utilizes periodic scanning of the display panel and incorporates emission synchronization signals to create periodic transmission opportunities. By aligning image transmission with the display's emission cycle, the system achieves efficient transmission at high refresh rates while maintaining image quality and reducing artifacts.
3Ease of operation
If display driver circuitry scans image from memory, then image display is enabled, but image transmission is blocked during scanning period
Solution Approach 1:
The system performs preliminary actions by transmitting images during time intervals when the display driver circuitry is not scanning memory. It identifies suitable transmission windows (first time interval and second time interval) and executes image transmission during these periods, ensuring that transmission and scanning operations do not conflict.
Solution Approach 2:
The patent segments the time interval into different portions: a first time interval for high refresh rate transmission and a second time interval for low refresh rate transmission. Each interval is optimized for specific transmission requirements, allowing the system to efficiently manage both image transmission and memory scanning operations without interference.
Data Source
AI summary
An electronic device may include a processor; a display drive circuit including a memory; and a display including a display panel; an interface connecting the processor and the display drive circuit, wherein at least one processor may be configured to execute a first image transmission from the processor to the display drive circuit through the interface; execute a second image transmission from the processor to the display drive circuit through the interface at first timings identified from a start timing of the first image transmission, within at least a portion of a first time period providing a first maximum refresh rate higher than a reference refresh rate, based on the length of a light-emitting period for displays on the display panel. The processor may be configured to execute the image transmission through the interface at second timings identified from the start timing, within a second time period providing a second maximum refresh rate lower than or equal to the reference refresh rate, on the basis of the shortest length of a time period during which the displays can be executed through the display drive circuit. The at least a portion of the first time period and at least a portion of the displays on the display panel within the second time period of the second time period can be executed using the memory. The length may be shorter than the shortest length.