Display Fan-Out Line Layout for High-Resolution Interference Control

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

As display devices increase in resolution, the increased number of wirings leads to signal interference and reduced image quality due to unintended coupling between neighboring wires, which can also cause brightness deviations.

Innovation Solution

The implementation of fan-out lines in different layers, with alternately arranged first and second fan-out lines on different layers, and symmetric outermost lines on the same layer to minimize interference and brightness deviations.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If the number of wirings is increased to achieve higher resolution, then the resolution is improved, but signal interference between neighboring wirings occurs

Engineering Contradiction:
ImproveresolutionVSAvoidsignal interference
Core Design Contradiction:
Measurement precisionVSObject-affected harmful factors

Solution Approach 1:

The patent applies multi-layer wiring structure where fan-out lines are distributed across different layers (first layer, second layer, third layer). This vertical dimensionality change allows increased wiring capacity without increasing planar density, thereby reducing signal interference between neighboring wirings while maintaining high resolution capability.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

2Measurement precision

If the spacing between neighboring wirings is reduced to accommodate more wirings, then the resolution is improved, but unintended coupling (interference) increases

Engineering Contradiction:
ImproveresolutionVSAvoidunintended coupling
Core Design Contradiction:
Measurement precisionVSObject-generated harmful factors

Solution Approach 1:

By distributing fan-out lines across multiple layers with alternating patterns, the patent increases the effective spacing between adjacent signal lines in the planar view. Lines that would be closely spaced on a single layer are separated vertically into different layers, reducing capacitive coupling and unintended interference while enabling higher resolution displays.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

3Device complexity

If fan-out lines are arranged in a single layer, then the structure is simple, but signal interference occurs between adjacent lines

Engineering Contradiction:
Improvewiring structureVSAvoidsignal interference
Core Design Contradiction:
Device complexityVSObject-affected harmful factors

Solution Approach 1:

The patent segments the fan-out lines into multiple groups distributed across different layers. First fan-out lines, second fan-out lines, and third fan-out lines are placed on different layers, creating a segmented wiring architecture that reduces interference between adjacent lines while maintaining structural organization and manageability.

Inventive Principle:
Principle #1Segmentation

4Object-affected harmful factors

If outermost fan-out lines of adjacent fan-out units are on different layers, then interference is reduced, but brightness deviation occurs in the display device

Engineering Contradiction:
ImproveinterferenceVSAvoidbrightness uniformity
Core Design Contradiction:
Object-affected harmful factorsVSIllumination intensity

Solution Approach 1:

The patent employs an asymmetric alternating pattern where outermost fan-out lines of adjacent fan-out units are strategically positioned on different layers to reduce interference, while inner lines follow a symmetric alternating pattern. This asymmetric arrangement at the boundaries compensates for potential brightness deviations by ensuring that adjacent fan-out units have comparable electrical characteristics despite the layer differences.

Inventive Principle:
Principle #4Asymmetry

Data Source

PatentUS12507553B2Display device
Publication Date: 2025.12.23 SAMSUNG DISPLAY CO LTD
  • US12507553B2 patent drawing
  • US12507553B2 patent drawing
  • US12507553B2 patent drawing

AI summary

A display device includes: a substrate including a display area and a peripheral area at least partially surrounding the display area; a plurality of scan lines extending in a first direction in the display area; a plurality of data lines extending in a second direction intersecting the first direction in the display area; and a plurality of fan-out regions located in the peripheral area, each of the plurality of fan-out regions including fan-out lines electrically connected to the plurality of data lines, wherein in at least some of the plurality of fan-out regions, the fan-out lines include first fan-out lines and second fan-out lines alternately arranged and located on different layers, and where the outermost fan-out lines of first and second fan-out regions that are adjacent to each other are either first fan-out lines or second fan out lines.