Display Frame Verification for Critical ROI in Multi-VM Displays
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing display systems are susceptible to errors and malicious activity that can lead to the misrepresentation or omission of critical visual content, compromising user safety and experience.
Innovation Solution
Implementing a content verification circuit within the display controller to calculate a derived value for regions of interest in the image, comparing it with an expected value to ensure correct display of critical content, and performing recovery actions if discrepancies are detected.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If display systems process and render images without verification, then processing speed and system simplicity are maintained, but errors and malicious activity can lead to misrepresentation or omission of critical visual content
Solution Approach 1:
The patent segments the display frame into multiple regions of interest (ROIs), each with assigned criticality levels. The verification system selectively processes only critical regions rather than the entire frame, dividing the verification task into manageable segments that can be handled independently by the content verification circuit.
Solution Approach 2:
The patent implements local quality verification by applying different verification strategies to different regions based on their criticality. Critical regions undergo rigorous verification with expected value comparison, while non-critical regions receive minimal or no verification, optimizing resource allocation according to regional importance.
2Reliability
If content verification circuit calculates and compares derived values for all regions, then display accuracy is improved, but processing time and computational resources increase
Solution Approach 1:
The verification process is segmented by region criticality. The content verification circuit calculates derived values only for critical regions of interest rather than processing the entire frame. This selective verification significantly reduces computational time while maintaining reliability for critical content display.
Solution Approach 2:
The patent applies partial verification action by performing complete verification (derived value calculation and comparison) only on critical regions, while applying minimal or no verification to non-critical regions. This partial action approach achieves sufficient verification accuracy for critical content without the excessive processing time required for full-frame verification.
3Productivity
If multiple virtual machines share display resources, then system productivity and resource utilization are improved, but errors in one VM can affect other VMs and compromise overall display integrity
Solution Approach 1:
The content verification circuit acts as an intermediary between multiple virtual machines and the physical display device. It receives image data from multiple VMs, calculates derived values for critical regions, and compares them against expected values before rendering. This intermediary verification layer isolates errors to individual VMs while maintaining overall display integrity across the shared display resource.
Solution Approach 2:
The verification system implements feedback by comparing calculated derived values against expected values for each critical region. When discrepancies are detected in one VM's output, the system can trigger recovery actions specific to that VM without affecting other VMs, providing continuous feedback control over display integrity in the virtualized environment.
Data Source
AI summary
A computing system includes a display controller and a processing device external to the display controller. The display controller includes a content verification circuit configured to generate a derived value representing visual content of interest (COI) within an image frame for a region of interest (ROI) on at least one display device. The processing device includes an error-detection circuit configured to perform an error-detection process for the visual COI based on the derived value.


