Display Gate Driver Circuit with Sequential Discharge for Smaller Bezels

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The increasing complexity of gate driving circuits in display devices leads to an inevitable expansion of the bezel area, necessitating a solution to simplify the circuit while maintaining performance.

Innovation Solution

A display device with a gate driving circuit that includes a power supply applying sequential discharge signals in a power off mode, utilizing transistors to manage gate and carry signals efficiently, reducing the design area by simplifying the circuit structure.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If the gate driving circuit is made more complex to improve performance, then the driving capability is enhanced, but the bezel area increases

Engineering Contradiction:
Improvegate driving circuit performanceVSAvoidbezel area
Core Design Contradiction:
ReliabilityVSArea of stationary object

Solution Approach 1:

The patent merges the gate driving circuit and power supply circuit into a single integrated structure. The power supply circuit is positioned within the gate driving circuit's bezel area, allowing shared infrastructure (substrate, power lines, control signals) and reducing total occupied area. This combining approach maintains full functionality of both circuits while minimizing the sum of their individual areas.

Inventive Principle:
Principle #5Merging (Combining)

2Area of stationary object

If the gate driving circuit is simplified to reduce the design area, then the bezel area decreases, but the circuit performance may be compromised

Engineering Contradiction:
Improvedesign areaVSAvoidgate driving circuit performance
Core Design Contradiction:
Area of stationary objectVSReliability

Solution Approach 1:

The integrated circuit structure serves multiple functions: the gate driving circuit generates gate signals for pixel control, while the embedded power supply circuit simultaneously provides power voltage generation and distribution. The shared control signal lines and power networks perform dual roles, enabling both circuits to operate with full functionality within a reduced area footprint.

Inventive Principle:
Principle #6Universality (Multi-functionality)

3Area of stationary object

If additional discharge signal lines are added to simplify the circuit structure, then the design area is reduced, but the circuit complexity increases

Engineering Contradiction:
Improvedesign areaVSAvoidcircuit structure
Core Design Contradiction:
Area of stationary objectVSDevice complexity

Solution Approach 1:

The patent extracts the power supply circuit from its traditional separate location and embeds it within the gate driving circuit's bezel area. This repositioning allows the power supply circuit to share the gate driving circuit's physical space and infrastructure, reducing the overall design area without requiring additional external components or complex interconnections.

Inventive Principle:
Principle #2Taking out (Extraction)

Data Source

PatentUS20250252930A1Display device and method of controlling the same
Publication Date: 2025.08.07 LG DISPLAY CO LTD
  • US20250252930A1 patent drawing
  • US20250252930A1 patent drawing
  • US20250252930A1 patent drawing

AI summary

A display device includes a display panel, a gate driving circuit having a plurality of stages, and a power supply for sequentially applying first to third discharge signals in a power off mode, wherein an n-th stage includes a pull-up transistor that outputs a high-voltage gate signal in a driving mode, a pull-down transistor that outputs a low-voltage gate signal in the driving mode and discharges a gate signal output node in response to the second discharge signal in the power off mode, a Q node discharge transistor that charges and discharges the Q node and the QB node in the driving mode and discharges the Q node in response to the second discharge signal in the power off mode, and a QB node discharge transistor that discharges the QB node in response to the third discharge signal in the power off mode.