Display Panel GIP Layout for Ultra-Narrow Bezel Screens
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing display devices face challenges in minimizing bezel areas while maximizing display areas, as simple rearrangements of pads and driving elements have limitations in achieving extremely narrow bezels.
Innovation Solution
The display device incorporates a GIP unit in the bezel area, which generates gate signals for both main and auxiliary pixels, allowing for a more efficient use of space and reducing the bezel area.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Area of stationary object
If pads and driving elements are integrated and arranged in a limited area, then the bezel area is reduced, but the display area cannot be maximized further
Solution Approach 1:
The patent moves the gate driver circuit from the traditional planar arrangement at the edge of the display area into the third dimension by placing it in the bezel area on the rear surface of the substrate. This vertical integration allows the gate driver to occupy space that would otherwise be unused, enabling further reduction of the front bezel area while maintaining functional separation.
Solution Approach 2:
The gate driver circuit is nested within the bezel area structure, specifically positioned on the rear surface of the substrate. This nesting approach allows the driving elements to be contained within the existing device boundaries without requiring additional external space, thereby maximizing the display area while keeping the overall device compact.
2Area of stationary object
If pads and driving elements are simply rearranged, then some bezel reduction is achieved, but extreme narrow bezel cannot be implemented
Solution Approach 1:
The patent transitions from two-dimensional planar arrangement to three-dimensional spatial utilization by placing the gate driver on the rear surface of the substrate. This dimensional change enables extreme bezel reduction without complicating the manufacturing process, as the rear-surface placement can be integrated into existing substrate fabrication workflows.
Solution Approach 2:
The display device is segmented into distinct functional zones: the front surface contains the display area with pixels, while the rear surface houses the gate driver circuit in the bezel area. This segmentation allows independent optimization of each zone, enabling extreme narrow bezel implementation without affecting pixel arrangement or display quality.
3Area of stationary object
If the gate driver is placed in the bezel area, then the display area is maximized, but the gate signal routing becomes more complex
Solution Approach 1:
The signal routing is nested within the substrate structure itself, with conductive patterns and interconnects integrated into the substrate layers. This internal routing approach minimizes external wiring complexity while maintaining efficient signal transmission from the rear-surface gate driver to the front-surface pixels.
Solution Approach 2:
The substrate acts as an intermediary medium that facilitates signal transmission between the gate driver on the rear surface and the pixels on the front surface. By embedding routing patterns within the substrate layers, the patent simplifies the overall signal path while accommodating the three-dimensional spatial separation between driver and display elements.
Data Source
AI summary
A display device is disclosed. According to one aspect of the present invention, provided is a display device comprising a display panel having a first display area and a second display area on the outside of the first display area, wherein the display panel comprises: a first substrate which includes a main pixel unit disposed in the first display area and having main pixels, and a GIP unit disposed in the second display area and generating a gate signal; and a second substrate which is bonded to the first substrate and includes an auxiliary pixel unit disposed in the second display area and having auxiliary pixels, the GIP unit supplying the gate signal to the main pixels and the auxiliary pixels.