Display Signal Line Layout to Suppress Boundary Stripe Artifacts
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
As screen size and definition of active-matrix display devices increase, so does wiring resistance and parasitic capacitance, leading to signal delay, distortion, and increased power consumption, which deteriorates display quality and efficiency.
Innovation Solution
The display device is designed with a configuration where signal lines are divided into upstream and downstream lines, with overlapping scan lines to reduce wiring resistance and parasitic capacitance, using semiconductor materials like amorphous silicon or crystalline semiconductors for transistors, and employing a dual-source or multi-source type display portion to optimize signal transmission and power usage.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If screen size and definition are increased, then display quality and resolution are improved, but wiring resistance and parasitic capacitance increase causing signal delay and distortion
Solution Approach 1:
The signal lines are divided into multiple segments with different resistance characteristics. Specifically, the patent divides signal lines into first signal lines with lower resistance and second signal lines with higher resistance, allowing optimal signal transmission across different regions of the large-screen display without compromising overall display quality
Solution Approach 2:
Different regions of the display are assigned different wiring characteristics tailored to their specific needs. The patent implements local quality by providing low-resistance wiring in regions where signal transmission distance is longer or where higher current is required, while using standard wiring in other regions, thus optimizing both display quality and signal reliability across the entire screen
2Area of stationary object
If screen size is increased, then display area is enlarged, but power consumption increases due to higher wiring resistance
Solution Approach 1:
The power supply system is segmented into multiple power supply lines with different resistance characteristics. The patent divides power supply lines into first power supply lines with lower resistance and second power supply lines with higher resistance, enabling efficient power distribution across the large screen while minimizing overall power consumption
Solution Approach 2:
Different regions of the display are provided with power supply lines of appropriate resistance characteristics. The patent implements local quality by supplying power to regions with higher current demands through low-resistance power supply lines, while using standard power supply lines in other regions, thus optimizing power consumption across the entire display device
3Device complexity
If conventional single-type signal lines are used, then device complexity is reduced, but signal transmission performance deteriorates in large screens
Solution Approach 1:
Signal lines are segmented into multiple types based on their transmission requirements. The patent divides signal lines into first signal lines with lower resistance for long-distance or high-current signal transmission and second signal lines with higher resistance for other applications, improving signal transmission reliability without excessive complexity
Solution Approach 2:
The patent implements a universal wiring system where the same display device structure can accommodate both low-resistance and standard-resistance signal and power supply lines. This multi-functional approach allows the system to optimize performance for different regions and applications while maintaining a unified device architecture
Data Source
AI summary
A display device with favorable display quality is provided. A display portion where a plurality of pixels is arranged in a matrix is divided into Region A and Region B, i.e., regions on the upstream side and the downstream side of a scanning direction. A signal line for supplying an image signal is provided in each of Region A and Region B. Region A and Region B adjoin each other such that a boundary line showing the boundary between the regions is bent. Bending the boundary line suppresses formation of a stripe in a boundary portion. For example, in a given column, the total number of pixels electrically connected to a signal line in Region A is made different from the total number of pixels electrically connected to a signal line in Region B.