Display Panel Line Layout for ESD-Safe Bonding Resistance Testing
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Display devices face issues with increased bonding resistance and electrostatic discharge (ESD) due to inefficient routing of test and signal lines, leading to potential corrosion and performance degradation.
Innovation Solution
The display device incorporates a non-overlapping arrangement of test and signal lines within the non-display region, with the test line positioned apart from the signal line in the element region and partially overlapping in the non-element region, and the signal line formed as a gate line to minimize exposure and electrostatic discharge effects.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If test lines and signal lines are routed efficiently to measure bonding resistance, then measurement capability is improved, but electrostatic discharge and line corrosion risks increase
Solution Approach 1:
The patent segments the routing paths of test lines and signal lines by spatial separation in the non-display region. The test line is routed through a first path while signal lines use a second path, preventing overlap and reducing electrostatic discharge risks. This segmentation allows independent routing optimization for measurement functionality while avoiding harmful interactions between different line types.
Solution Approach 2:
The patent introduces an intermediary routing structure in the non-display region that mediates between test line requirements and signal line requirements. By creating distinct routing channels through the non-display region, the design enables both measurement functionality and electrostatic protection without requiring direct overlap or close proximity of test and signal lines.
2Manufacturing precision
If the number of signal lines is increased to maintain high resolution, then display quality is improved, but routing difficulty and corrosion susceptibility increase
Solution Approach 1:
The patent utilizes the non-display region as an additional spatial dimension for routing test lines, separate from the display region where signal lines are densely packed. By moving test line routing to the non-display region, the design adds a spatial dimension that accommodates test functionality without interfering with the high-density signal line routing required for high display resolution.
3Area of stationary object
If test lines are positioned close to signal lines for compact design, then device area is reduced, but electrostatic discharge protection is compromised
Solution Approach 1:
The patent applies different routing qualities to different regions: the non-display region provides a dedicated pathway for test lines with sufficient spacing from signal lines, while the display region maintains compact routing for signal lines. This local differentiation ensures electrostatic protection where needed (non-display region) while maintaining compactness where it matters most (display region).
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This arrangement enhances the display device's robustness against electrostatic discharge and reduces line corrosion, improving reliability and performance by preventing damage and breakage.
Implementation Method 1
the driving element and the output pad part may be bonded by compressing
Implementation Method 2
an adhesive resin (e.g., an anisotropic conductive film (ACF))
Implementation Method 3
problems in which electrostatic discharge (ESD) is introduced through the test lines and signal lines
Data Source
AI summary
A display device includes: a display panel including a display region, and a non-display region; and a driving element controlling driving of the display panel, and bonded to the non-display region, wherein the non-display region includes: an output pad including a first signal pad, a second signal pad, and a test pad, and bonded with the driving element; a connection part spaced apart from the output pad, and including a signal terminal electrically connected with the first signal pad and a test terminal electrically connected with the test pad; a first signal line electrically connecting the first signal pad and the signal terminal and a second signal line electrically connecting the second signal pad and the pixels; and a test line electrically connecting the test pad and the test terminal to not overlap with the first signal line and the second signal line within an element region.