Display Multiplexer Circuit for Fewer Data Drivers and Lower Control Load

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The high cost of display products is attributed to the expense of data drivers, which are numerous in current display technologies.

Innovation Solution

A multiplexer circuit is introduced that utilizes at least two data lines driven by at least two multiplexing control lines and one data voltage providing end, reducing the number of data drivers required while ensuring resolution, and incorporates multiple control lines driven by different channels to reduce load and increase charging capability.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If multiple data drivers are used to drive multiple data lines, then the display resolution and data driving capability are improved, but the cost and device complexity increase

Engineering Contradiction:
Improvedisplay resolutionVSAvoidnumber of data drivers
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The patent combines multiple data drivers into a single data driver that can drive multiple data lines through time-division multiplexing. The multiplexer circuit allows one data driver to sequentially drive different data lines based on control signals, eliminating the need for separate data drivers for each data line while maintaining display resolution.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The single data driver is designed with multi-functionality to drive multiple data lines through the multiplexer circuit. The data driver can switch between different data lines based on multiplexing control signals, making it a universal driver that performs the function of multiple dedicated drivers.

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Device complexity

If a single data driver drives multiple data lines through multiplexing, then the number of data drivers is reduced, but the load on control lines increases

Engineering Contradiction:
Improvenumber of data driversVSAvoidload on control lines
Core Design Contradiction:
Device complexityVSPower

Solution Approach 1:

The patent segments the control function by dividing the multiplexing control into multiple control lines (first multiplexing control line and second multiplexing control line). Each control line manages specific multiplexing operations, which distributes the control load and prevents any single control line from being overloaded.

Inventive Principle:
Principle #1Segmentation

3Adaptability or versatility

If control signals are driven through long control lines, then the multiplexing coverage is expanded, but the charging capability and signal integrity deteriorate

Engineering Contradiction:
Improvemultiplexing coverageVSAvoidcharging capability
Core Design Contradiction:
Adaptability or versatilityVSReliability

Solution Approach 1:

The patent segments the control signal distribution by using multiple separate control lines (first multiplexing control line and second multiplexing control line) instead of a single long control line. This segmentation reduces the length of individual control lines, improving signal integrity and charging capability while maintaining expanded multiplexing coverage.

Inventive Principle:
Principle #1Segmentation

Data Source

PatentUS20260011275A1Multiplexer circuit, multiplexing module, display device and driving method
Publication Date: 2026.01.08 HEFEI XINSHENG OPTOELECTRONICS TECH CO LTD
  • US20260011275A1 patent drawing
  • US20260011275A1 patent drawing
  • US20260011275A1 patent drawing

AI summary

A multiplexer circuit, a multiplexing module, a display device and a driving method are provided. The multiplexer circuit is electrically coupled to M data voltage providing ends and a plurality of data lines. The multiplexer circuit includes N multiplexing control lines and N multiplexing circuits, an nth multiplexing circuit includes M multiplexing sub-circuits, and an nth multiplexing control line includes M control lines. An mth multiplexing sub-circuit included in an nth multiplexing circuit is electrically coupled to an mth control line in the nth multiplexing control line, an mth data voltage providing end and a corresponding data line, and configured to write a data voltage provided by the mth data voltage providing end into the corresponding data line under the control of a control signal provided by the mth control line.