Display Panel Black Matrix Hollow Area Reduces Signal Crosstalk

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current TFT liquid crystal display devices suffer from signal crosstalk due to coupling capacitance between signal lines, resulting in horizontal stripes, which cannot be effectively reduced in narrow bezel or bezel-less products.

Innovation Solution

A display panel design featuring a patterned black matrix layer with a hollow area in the frame region, where the orthographic projection of signal line regions overlaps with the hollow area, reducing coupling capacitance between clock and feedback signal lines.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Area of stationary object

If signal lines are arranged closely in narrow bezel products, then device compactness is improved, but coupling capacitance between signal lines increases causing signal crosstalk

Engineering Contradiction:
Improvebezel areaVSAvoidsignal crosstalk
Core Design Contradiction:
Area of stationary objectVSObject-generated harmful factors

Solution Approach 1:

A ground line is introduced as an intermediary element between the clock signal line and feedback signal line. This ground line acts as a shield that reduces coupling capacitance between the adjacent signal lines, thereby eliminating signal crosstalk while allowing the signal lines to be arranged closely in narrow bezel products

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The arrangement parameters of signal lines are optimized by dividing the frame region into distinct first and second regions. Clock signal lines are arranged in the first region and feedback signal lines in the second region, with their spatial separation and angular orientation controlled to minimize coupling capacitance while maintaining compact bezel dimensions

Inventive Principle:
Principle #35Parameter changes

2Object-generated harmful factors

If ground lines are added to reduce coupling capacitance, then signal crosstalk is reduced, but device complexity increases

Engineering Contradiction:
Improvesignal crosstalkVSAvoidsignal line structure
Core Design Contradiction:
Object-generated harmful factorsVSDevice complexity

Solution Approach 1:

The ground line is merged with the existing black matrix layer structure. The ground line is formed in the same manufacturing process as the black matrix, utilizing the same material deposition and patterning steps, thereby adding shielding functionality without significantly increasing process complexity or device structure

Inventive Principle:
Principle #5Merging (Combining)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This design effectively reduces or eliminates coupling capacitance and signal crosstalk, preventing the formation of horizontal stripes, even in constrained product designs.

Implementation Method 1

since coupling capacitance is easily formed between signal lines and the coupling effect between the signal lines causes signal crosstalk

Methodology Applied
Scientific EffectCoupling capacitance: Capacitance

Data Source

PatentUS11215894B2Display panel, method for manufacturing display panel, and display device
Publication Date: 2022.01.04 BEIJING BOE DISPLAY TECH CO LTD
  • US11215894B2 patent drawing
  • US11215894B2 patent drawing
  • US11215894B2 patent drawing

AI summary

The present application discloses a display panel, a method for manufacturing a display panel, and a display device. The display panel includes a first substrate and a second substrate opposite the first substrate, a patterned black matrix layer between the first substrate and the second substrate, where the patterned black matrix layer includes a hollow area, and an array of signal lines on a side of the first substrate adjacent to the second substrate. The array of signal lines includes a feedback signal line for common electrode and a clock signal line. The display panel is divided into a display region in a center of the display panel and a frame region surrounding the display region. An orthographic projection of at least one of the first region and the second region on the first substrate at least partially overlaps an orthographic projection of the hollow area on the first substrate.