Display Panel Interconnection Layout for Under-Screen Camera Color Shift

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing display panels with under-screen camera technology suffer from color shift issues, particularly a greenish tone, due to parasitic capacitance and differences in turn-on times of light-emitting devices.

Innovation Solution

The display panel incorporates a driving backplate with pixel circuits and interconnection holes, an interconnection layer with lead layers and interconnection holes, and a light-emitting layer with light-emitting devices. The interconnection holes and leads are arranged in a specific pattern to minimize parasitic capacitance and ensure consistent turn-on times.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Area of stationary object

If under-screen camera technology is implemented to improve screen-to-body ratio, then the camera region can display images without hole-punch, but color shift occurs due to parasitic capacitance differences in lead lengths

Engineering Contradiction:
Improvescreen-to-body ratioVSAvoidcolor consistency
Core Design Contradiction:
Area of stationary objectVSManufacturing precision

Solution Approach 1:

The patent applies local quality by creating different interconnection hole arrangements in different regions of the display panel. Specifically, the light-transmitting region has first interconnection holes with specific patterns, while the camera region has second interconnection holes with optimized patterns to compensate for parasitic capacitance. This localized differentiation allows each region to have optimal lead length characteristics, resolving the color shift issue while maintaining high screen-to-body ratio.

Inventive Principle:
Principle #3Local quality

Solution Approach 2:

The patent changes the parameters of interconnection holes (position, size, distribution) to optimize lead length consistency. By adjusting the parameters of second interconnection holes in the camera region, the patent compensates for parasitic capacitance variations, ensuring consistent turn-on times across different regions and eliminating color shift while maintaining the under-screen camera structure.

Inventive Principle:
Principle #35Parameter changes

2Manufacturing precision

If lead lengths are made consistent to reduce parasitic capacitance, then turn-on times synchronize and color shift is reduced, but interconnection structure complexity increases

Engineering Contradiction:
Improvecolor consistencyVSAvoidinterconnection structure
Core Design Contradiction:
Manufacturing precisionVSDevice complexity

Solution Approach 1:

The patent segments the interconnection structure into different types of interconnection holes (first interconnection holes in light-transmitting region, second interconnection holes in camera region). Each segment is optimized independently for its specific function, allowing consistent lead length control without requiring complete redesign of the entire interconnection structure. This segmentation reduces overall complexity while achieving color consistency.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent achieves equipotentiality by equalizing the electrical characteristics (lead length, parasitic capacitance) of interconnections to light-emitting devices across different regions. By making lead lengths consistent through optimized second interconnection hole arrangements, the patent creates equipotential conditions that eliminate color shift without requiring complex additional compensation circuits.

Inventive Principle:
Principle #12Equipotentiality

Data Source

PatentUS12245478B2Display panel, display device and terminal device
Publication Date: 2025.03.04 CHENGDU BOE OPTOELECTRONICS TECH CO LTD
  • US12245478B2 patent drawing
  • US12245478B2 patent drawing
  • US12245478B2 patent drawing

AI summary

The present disclosure is related to a display panel, a display device and a terminal device. The display panel includes a driving backplate, an interconnection layer and a light-emitting layer. Pixel circuits in a driving region include first and second pixel circuits. The driving backplate has first interconnection holes, and any one of the pixel circuits is connected to one of the first interconnection holes. An interconnection region of the interconnection layer includes two interconnection portions each of which has second interconnection holes. First and second interconnection holes connected to the same lead are located in the same hole row to form a hole group. First and second interconnection holes in one of two adjacent hole groups are located between first and second interconnection holes in the other hole group.