Display Panel Electrode Openings for Lower Coupling Capacitance

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

LCD panels face high power consumption and heating issues due to large coupling capacitance, which is exacerbated by increased refresh frequencies in oxide products, affecting yield and display quality.

Innovation Solution

The display panel design includes specific openings in the common electrode that avoid overlapping with connection positions, reducing coupling capacitance by using a black matrix layer to cover these openings, thereby minimizing heat generation and ensuring uniform signal conduction.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Use of energy by moving object

If the common electrode is provided with openings to reduce coupling capacitance, then power consumption is reduced, but light leakage may occur through the openings

Engineering Contradiction:
Improvepower consumptionVSAvoidlight leakage
Core Design Contradiction:
Use of energy by moving objectVSObject-affected harmful factors

Solution Approach 1:

The black matrix layer serves as an intermediary element positioned between the common electrode openings and the liquid crystal layer. It absorbs or blocks light that would otherwise leak through the openings, while allowing the electrical function of the openings to remain intact for reducing coupling capacitance.

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The common electrode is segmented into multiple regions by providing openings at specific locations. This segmentation removes conductive material from areas where it would create unwanted coupling capacitance with connection positions, while the black matrix layer segments the optical path to prevent light leakage through these same openings.

Inventive Principle:
Principle #1Segmentation

2Reliability

If the common electrode covers connection positions to ensure signal conduction, then coupling capacitance increases, but power consumption increases

Engineering Contradiction:
Improvesignal conductionVSAvoidpower consumption
Core Design Contradiction:
ReliabilityVSUse of energy by moving object

Solution Approach 1:

The invention extracts or removes portions of the common electrode by creating openings at locations where it would overlap with connection positions. This extraction reduces the coupling capacitance between the common electrode and connection positions, thereby reducing power consumption while preserving signal conduction through the pixel circuits.

Inventive Principle:
Principle #2Taking out (Extraction)

3Productivity

If the refresh frequency is increased to improve display quality, then display uniformity is improved, but coupling capacitance increases causing overheating

Engineering Contradiction:
Improverefresh frequencyVSAvoidheat generation
Core Design Contradiction:
ProductivityVSTemperature

Solution Approach 1:

The invention converts the potentially harmful overlap between the common electrode and connection positions into a beneficial configuration by strategically placing openings. This reduces coupling capacitance and heat generation, allowing higher refresh frequencies to be sustained without overheating, thus converting a design constraint into a performance advantage.

Inventive Principle:
Principle #22Blessing in disguise (Convert harm into benefit)

Data Source

PatentUS20260016727A1Display panel and display device
Publication Date: 2026.01.15 HEFEI XINSHENG OPTOELECTRONICS TECH CO LTD
  • US20260016727A1 patent drawing
  • US20260016727A1 patent drawing
  • US20260016727A1 patent drawing

AI summary

Provided is display panel. The display panel includes: a base substrate; multiple first signal traces, multiple second signal traces, multiple pixel circuits arranged in an array, multiple pixel electrodes corresponding to the plurality of pixel circuits, a common electrode provided with multiple first openings corresponding to the plurality of pixel circuits, and a black matrix layer, wherein an orthographic projection of each first opening on the base substrate covers orthographic projections of the first connection position, the second connection position, and the third connection position of the pixel circuit corresponding to the first opening on the base substrate, and an orthographic projection of the black matrix layer on the base substrate covers orthographic projections of the first openings on the base substrate.