Display Panel Gate Driving Circuit Bezel Width Reduction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
High-resolution LCD panels face issues with increased bezel width due to the need for two gate lines to drive each pixel row, leading to a wider peripheral area and higher manufacturing costs, as well as vertical line defects caused by gate signal delay differences across the panel.
Innovation Solution
The implementation of a display panel design with a first and second gate driving circuit in the peripheral areas, each connected to gate lines at opposite sides of the pixel rows, generating synchronized gate signals to reduce delay differences and minimize bezel width by optimizing the placement and operation of gate driving circuits.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If two gate lines are used to drive each pixel row, then the pixel row can be properly driven with two different gate signals, but the width of the peripheral area increases leading to increased bezel width
Solution Approach 1:
The patent merges the functions of two separate gate driving circuits into a single gate driving circuit. This single circuit generates both first and second gate signals and applies them to different sides of the same pixel row, eliminating the need for two separate circuit stages and reducing the peripheral area width.
Solution Approach 2:
The single gate driving circuit performs multiple functions by generating both first gate signals (for first gate lines) and second gate signals (for second gate lines), and applying them to different sides of pixel rows. This multi-functional approach replaces what would traditionally require two separate dedicated circuits.
2Reliability
If two gate lines are used to drive each pixel row, then the pixel row can be properly driven, but the peripheral area width increases requiring larger bezel
Solution Approach 1:
The patent merges the functions of two separate gate driving circuits into a single gate driving circuit. This single circuit generates both first and second gate signals and applies them to different sides of the same pixel row, eliminating the need for two separate circuit stages and reducing the peripheral area width.
Solution Approach 2:
The patent utilizes the vertical dimension by having the single gate driving circuit extend in the row direction to serve multiple pixel rows simultaneously. This dimensional approach allows the circuit to drive both first and second gate lines for multiple rows without proportionally increasing peripheral area.
3Reliability
If gate signals are transmitted across the entire panel width, then all pixels receive gate signals, but delay differences occur causing vertical line defects
Solution Approach 1:
The patent segments the gate signal transmission path by introducing second gate lines that extend from the opposite side of the panel. This creates two separate transmission paths (first gate lines from one side, second gate lines from the other side) that meet in the middle, reducing the maximum transmission distance and minimizing delay differences.
Solution Approach 2:
Instead of having all gate lines extend from a single side, the patent inverts the approach by having gate lines extend from both opposite sides of the panel. This bidirectional approach balances the transmission paths and reduces the maximum distance any signal must travel, eliminating delay-induced defects.
Data Source
Figure 1
Figure 2A
Figure 2B
AI summary
A display panel includes a display area, a peripheral area which includes a first peripheral area, and a second peripheral area opposite to the first peripheral area, a plurality of pixels in the display area, a plurality of data lines, a first gate line, a second gate line, a first gate driving circuit and a second gate driving circuit. Each data line corresponds to two pixel columns. The first gate line is at a first side of a pixel row. The second gate line is at a second side of the pixel row. The first gate driving circuit is in the first peripheral area and includes a first stage which provides a gate signal to the first gate line. The second gate driving circuit is in a second peripheral area of the display area and includes a second stage which provides a gate signal to the second gate line.