Display Panel Load-Balancing Circuit for Uniform Luminance
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing display technologies face non-uniform display issues due to adjustments in driving transistors affecting the refresh rate, causing initial and last rows of pixels to be excessively bright or dark.
Innovation Solution
Implementing a display panel with pixel circuits that include data writing and adjustment stages, utilizing adjustment circuits with capacitors to balance loads on data lines, and employing multiplexer circuits for time-sharing voltage signals to ensure uniform luminance across the display panel.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Manufacturing precision
If the driving transistor is adjusted during the work cycle to ensure driving effect, then the display quality is improved, but the work cycle is prolonged and refresh rate is affected
Solution Approach 1:
The adjustment of the driving transistor is performed in advance during the data writing stage, which overlaps with the light emission stage of other pixel circuits. This preliminary adjustment ensures that the driving transistor is already optimized when needed, without extending the overall work cycle and thus maintaining the refresh rate.
Solution Approach 2:
The patent implements dynamic adjustment of the driving transistor by introducing an adjustment stage that can be flexibly configured. The adjustment circuit dynamically modifies the driving transistor parameters during the data writing stage based on the specific needs of different pixel circuits, allowing optimization without fixed timing constraints that would affect refresh rate.
2Productivity
If the adjustment stage is executed simultaneously with the work stage of other pixel circuits, then the refresh rate is maintained, but non-uniform display occurs with excessive brightness or darkness in initial and last rows
Solution Approach 1:
The patent applies local quality by introducing different numbers of adjustment stages for different pixel circuits based on their position. Pixel circuits in initial and last rows receive additional adjustment stages compared to those in the middle rows, compensating for the non-uniform display issues specific to edge regions while maintaining overall refresh rate through overlapping execution.
Solution Approach 2:
The patent changes the number of adjustment stages as a parameter for different pixel circuits. By adjusting the parameter of adjustment stage count (m for first pixel circuit, n for second pixel circuit, where m>n), the display uniformity is improved without fundamentally changing the refresh rate mechanism.
3Manufacturing precision
If multiple pixel circuits are in different adjustment stages simultaneously, then display uniformity can be improved, but load imbalance on data lines occurs
Solution Approach 1:
The adjustment circuits are configured to execute adjustments in a predetermined sequence and timing arrangement. By planning the adjustment stages in advance with proper overlapping, the patent balances the load on data lines while achieving display uniformity through differential adjustment of different pixel circuits.
Data Source
AI summary
A display panel and a display apparatus are provided. Display panel includes data lines, pixel circuits, and adjustment circuits; adjustment circuits each are electrically connected to one of data lines; adjustment circuit includes a first capacitor; in response to a data writing stage of a first pixel circuit, m pixel circuits are in an adjustment stage; in response to data writing stage of a second pixel circuit, n pixel circuits are in adjustment stage; and first capacitor in at least one of adjustment circuits is electrically connected to a target data line in response to data writing stage of second pixel circuit. In the present disclosure, by taking first capacitor in adjustment circuit as a device for balancing loads of target data line in different work periods, a substantial difference between loads connected to target data line in different periods can be avoided.