Display Panel Shift Circuits for Longer Light-Emitting Duration

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing display panels, particularly wearable ones, have a short light-emitting duration of light-emitting elements within one frame time, leading to increased power consumption due to the need for higher brightness, which is achieved by increasing the power supply voltage.

Innovation Solution

Implementing a display panel design with cascaded pixel circuits and shift circuits, including a drive transistor, adjusting module, and specific control and output modules, which allow for precise control of scan signals to optimize light-emitting duration without increasing power supply voltage.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Illumination intensity

If the power supply voltage is increased to increase light-emitting brightness, then the brightness is improved, but the power consumption increases

Engineering Contradiction:
Improvelight-emitting brightnessVSAvoidpower consumption
Core Design Contradiction:
Illumination intensityVSUse of energy by moving object

Solution Approach 1:

The patent applies preliminary action by extending the light-emitting duration in advance within the frame time. The pixel circuit is designed to keep the light-emitting element on for a longer period (e.g., 120 microseconds or more) before the frame ends, allowing the element to accumulate sufficient brightness without requiring higher voltage. This preliminary extension of the on-state directly increases brightness while avoiding increased power consumption.

Inventive Principle:
Principle #10Preliminary action

2Illumination intensity

If the light-emitting duration is extended, then the brightness is improved, but the frame time is limited

Engineering Contradiction:
ImprovebrightnessVSAvoidframe time
Core Design Contradiction:
Illumination intensityVSLoss of time

Solution Approach 1:

The patent applies partial action by extending the light-emitting duration only to the extent needed to achieve sufficient brightness, without occupying the entire frame time. The light-emitting element is kept on for an extended period (e.g., 120 microseconds or more) but still leaves time for other operations within the frame. This partial extension achieves the brightness improvement goal while respecting the frame time constraint.

Inventive Principle:
Principle #16Partial or excessive action

3Illumination intensity

If the power supply voltage is increased to compensate for short light-emitting time, then the brightness is maintained, but the power consumption increases

Engineering Contradiction:
Improvelight-emitting brightnessVSAvoidpower consumption
Core Design Contradiction:
Illumination intensityVSUse of energy by stationary object

Solution Approach 1:

The patent applies parameter changes by modifying the temporal parameter (light-emitting duration) instead of changing the voltage parameter. The pixel circuit is designed to extend the on-state duration of the light-emitting element within the frame time, allowing sufficient brightness accumulation at the original power supply voltage. This parameter substitution (time for voltage) directly reduces power consumption while maintaining brightness.

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS12374286B2Display panel for increased light-emitting duration
Publication Date: 2025.07.29 WUHAN TIANMA MICRO ELECTRONICS CO LTD
  • US12374286B2 patent drawing
  • US12374286B2 patent drawing
  • US12374286B2 patent drawing

AI summary

Provided are display panel, method for driving same, and display device. Display panel includes pixel circuit and cascaded first shift circuits. Pixel circuit includes drive transistor and adjusting module electrically connected to first scan line, adjusting line and first electrode of drive transistor. First shift circuit is electrically connected to first scan line and includes first control module and first output module. First control module is electrically connected to first type-A clock line, first shift control line and first control node, and configured to write first shift control signal into first control node in response to first type-A clock signal from first type-A clock line. First output module is electrically connected to first control node, first type-B clock line and first scan line, and configured to write first type-B clock signal into first scan line in response to signal of first control node.