Display Panel Signal Adjusting Trace for Demux RC Delay

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The controlling units of Demux circuits in display panels are prone to wrongful activation, leading to delays and inaccuracies in signal transmission, which affects the charging accuracy and stability of the display panels.

Innovation Solution

A display panel design that incorporates a Demux circuit with controlling traces and modules, where signal adjusting traces intersect with signal lines in different layers, outputting a voltage adjusting signal before the next controlling signal to adjust the data voltage output, thereby improving charging accuracy and stability.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Device complexity

If Demux circuits are added to reduce output channels of driver chips, then the number of output channels is reduced, but controlling units are wrongly turned on due to RC delay

Engineering Contradiction:
Improvenumber of output channelsVSAvoidcontrolling unit activation accuracy
Core Design Contradiction:
Device complexityVSReliability

Solution Approach 1:

The patent applies preliminary action by introducing a delay trace that pre-adjusts the timing of controlling signals before they reach the controlling units. The delay trace is configured to delay the controlling signal by a predetermined time, ensuring that controlling units are activated in the correct sequence without wrongful activation. This preliminary timing adjustment resolves the RC delay issue that causes controlling units to be wrongly turned on.

Inventive Principle:
Principle #10Preliminary action

2Adaptability or versatility

If controlling traces are used to control data voltage transmission, then data voltage can be selectively transmitted, but RC delay causes signal delay and rising/falling edge induction

Engineering Contradiction:
Improvedata voltage transmission controlVSAvoidsignal transmission delay
Core Design Contradiction:
Adaptability or versatilityVSLoss of time

Solution Approach 1:

The patent applies parameter changes by modifying the physical parameters of the controlling traces, specifically their lengths and positions, to compensate for RC delay. The delay trace is designed with specific dimensional parameters to introduce a predetermined time delay, which adjusts the signal transmission characteristics to eliminate unwanted rising and falling edges while maintaining selective data voltage transmission capability.

Inventive Principle:
Principle #35Parameter changes

3Productivity

If multiple controlling units are used in Demux circuit, then more data lines can be controlled, but charging accuracy and stability are affected due to wrongful activation

Engineering Contradiction:
Improvedata line control capacityVSAvoidcharging accuracy
Core Design Contradiction:
ProductivityVSManufacturing precision

Solution Approach 1:

The patent applies preliminary action by pre-delaying the controlling signals through the delay trace before they reach the controlling units. This ensures that each controlling unit is activated at the correct time in sequence, preventing wrongful activation and ensuring accurate charging of each data line. The predetermined time delay compensates for signal propagation differences and ensures precise timing across multiple controlling units.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS12223925B2Display panel with a signal adjusting trace and display device
Publication Date: 2025.02.11 GUANGZHOU CHINA STAR OPTOELECTRONICS SEMICON DISPLAY TECH CO LTD
  • US12223925B2 patent drawing
  • US12223925B2 patent drawing
  • US12223925B2 patent drawing

AI summary

A display panel and a display device are disclosed in the present application. The display panel includes a plurality of data lines, a Demux circuit, a plurality of signal lines, and at least one signal adjusting trace. Wherein the signal adjusting trace and corresponding signal lines are disposed in different layers and intersect with each other, along a second direction, the signal adjusting trace is configured to output a voltage adjusting signal at least before a next controlling signal is output by controlling traces, to adjust a voltage value of a next data voltage output by the signal line within an output period of the voltage adjusting signal.